- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11774 > ADP5589ACPZ-02-R7 (Analog Devices Inc)IC KEY DECODER 19I/O EXP 24LFCSP PDF資料下載
參數(shù)資料
| 型號： | ADP5589ACPZ-02-R7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 51/52頁 |
| 文件大小： | 0K |
| 描述： | IC KEY DECODER 19I/O EXP 24LFCSP |
| 標(biāo)準(zhǔn)包裝： | 1,500 |
| 應(yīng)用： | 小鍵盤輸入，輸入/輸出擴(kuò)展 |
| 接口： | I²C |
| 電源電壓： | 1.65 V ~ 3.6 V |
| 封裝/外殼： | 24-WFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 24-LFCSP-WQ（3.5x3.5） |
| 包裝： | 帶卷 (TR) |
| 安裝類型： | 表面貼裝 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁當(dāng)前第51頁第52頁
ADP5589
Data Sheet
Rev. B | Page 8 of 52
DEVICE ENABLE
When sufficient voltage is applied to VDD and the RST pin is
driven with a logic high level, the ADP5589 starts up in standby
mode with all settings at default. The user can configure the
device via the I2C interface. When the RST pin is low, the
ADP5589 enters a reset state and all settings return to default.
The RST pin features a debounce filter.
DEVICE OVERVIEW
The ADP5589 contains 19 multiconfigurable input/output pins.
Each pin can be programmed to enable the device to carry out
its various functions, as follows:
Keypad matrix decoding (11-column by 8-row matrix
maximum).
General-purpose I/O expansion (up to 19 inputs/outputs).
PWM generation.
Clock division of externally supplied source.
Dual logic function building blocks (up to three inputs,
one output).
Two reset generators.
All 19 input/output pins have an I/O structure, as shown in
I/O
VDD
100k
I/O
DRIVE
DEBOUNCE
300k
09714-
005
Figure 6. I/O Structure
Each I/O can be pulled up with a 100 k or 300 k resistor or
pulled down with a 300 k resistor. For logic output drive, each
I/O has a 5 mA PMOS source and a 10 mA NMOS sink for
push-pull type output. For open-drain output situations, the
5 mA PMOS source is not enabled. For logic input applications,
each I/O can be sampled directly or, alternatively, sampled
through a debounce filter.
The I/O structure shown in Figure 6 allows for all GPI and GPO
functions, as well as PWM and clock divide functions. For key
matrix scan and decode, the scanning circuit uses the 100 k or
300 k resistor for pulling up keypad row pins and the 10 mA
NMOS sinks for grounding keypad column pins (see the Key
Scan Control section for details about key decoding).
Configuration of the device is carried out by programming an
array of internal registers via the I2C interface. Feedback of
device status and pending interrupts can be flagged to an
external processor via the INT pin.
The ADP5589 is offered with three feature sets. Table 5 lists the
options that are available for each model of the ADP5589.
Table 5. Available Options
Models
Description
ADP5589ACPZ-00-R7
ADP5589ACBZ-00-R7
All GPIOs pulled up (default option)
ADP5589ACPZ-01-R7
ADP5589ACBZ-01-R7
Reset pass-through1
ADP5589ACPZ-02-R7
ADP5589ACBZ-02-R7
Pull-down on special function pins2
1
Reset pass-through implies that the RESET1 output (R4) follows the logic
level of the reset input pin, RST, after the oscillator has been enabled.
2
Special function pins are defined as R0 (Row 0), R3 (Row 3), R4 (Row 4), C4
(Column 4), C6 (Column 6), and C9 (Column 9).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V110B48H150BL2 | CONVERTER MOD DC/DC 48V 150W |
| ADP5589ACBZ-00-R7 | IC PORT EXPANDER 19I/O 25WLSCP |
| V110B48H150B3 | CONVERTER MOD DC/DC 48V 150W |
| ADP5589ACBZ-01-R7 | IC PORT EXPANDER 19I/O 25WLSCP |
| PIC12F675-I/MF | IC MCU CMOS 1K FLASH W/AD 8-DFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADP5589CP-EVALZ | 功能描述:BOARD EVAL ADP5589ACPZ RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源 |
| ADP-5DB | 制造商:Delta Power 功能描述: |
| ADP-5DB-A | 制造商:Delta Electronics Inc 功能描述: |
| ADP-5DBAB | 制造商:Delta Electronics Inc 功能描述: |
| ADP-5JB-A | 制造商:Delta Electronics Inc 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。