參數(shù)資料
型號(hào): ADP5589ACPZ-02-R7
廠(chǎng)商: Analog Devices Inc
文件頁(yè)數(shù): 16/52頁(yè)
文件大?。?/td> 0K
描述: IC KEY DECODER 19I/O EXP 24LFCSP
標(biāo)準(zhǔn)包裝: 1,500
應(yīng)用: 小鍵盤(pán)輸入,輸入/輸出擴(kuò)展
接口: I²C
電源電壓: 1.65 V ~ 3.6 V
封裝/外殼: 24-WFQFN 裸露焊盤(pán),CSP
供應(yīng)商設(shè)備封裝: 24-LFCSP-WQ(3.5x3.5)
包裝: 帶卷 (TR)
安裝類(lèi)型: 表面貼裝
Data Sheet
ADP5589
Rev. B | Page 23 of 52
DETAILED REGISTER DESCRIPTIONS
Note: N/A throughout this section means not applicable.
Note: All registers default to 0000 0000 unless otherwise specified.
ID Register 0x00
Table 7. ID Bit Descriptions
Bits
Name
R/W
Description
[7: 4]
MAN_ID
R
Manufacturer ID, default = 0001.
[3:0]
REV_ID
R
Rev ID.
Default = 0001 XXXX
INT_STATUS Register 0x01
Table 8. INT_STATUS Bit Descriptions
Bits
Name
R/W
Description
[7: 6]
N/A
Reserved.
5
LOGIC2_INT
R/W
0 = no interrupt.
1 = interrupt due to a general Logic 2 condition.
Write a 1 to this bit to clear it.
4
LOGIC1_INT
R/W
0 = no interrupt.
1 = interrupt due to a general Logic 1 condition.
Write a 1 to this bit to clear it.
3
LOCK_INT
R/W
0 = no interrupt.
1 = interrupt due to a lock/unlock condition.
The user can read LOCK_STAT (0x02[5]) to determine if LOCK_INT is due to a lock or unlock event.
If LOCK_STAT = 1, LOCK_INT is due to a lock event.
If LOCK_STAT = 0, LOCK_INT is due to an unlock event.
Write a 1 to this bit to clear it.
If lock mode is enabled via the software bit LOCK_EN (0x37[0]), a LOCK_INT is not generated
because the processor knows it just enabled lock mode.
If lock mode is disabled (while locked) via the software bit LOCK_EN, a LOCK_INT is not generated
because the processor knows it just disabled lock mode.
2
OVRFLOW_INT
R/W
0 = no interrupt.
1 = interrupt due to an overflow condition.
Write a 1 to this bit to clear it.
1
GPI_INT
R/W
0 = no interrupt.
1 = interrupt due to a general GPI condition.
This bit is not set by a GPI that has been configured to update the FIFO and event count.
Write a 1 to this bit to clear it.
This bit cannot be cleared until all GPI_x_INT bits are cleared.
0
EVENT_INT
R/W
0 = no interrupt.
1 = interrupt due to key event (press/release), GPI event (GPI programmed for FIFO updates), or
Logic 1/Logic 2 event (programmed for FIFO updates).Write a 1 to this bit to clear it.
Status Register 0x02
Table 9. Status Bit Descriptions
Bits
Name
R/W
Description
7
LOGIC2_STAT
R
0 = output from Logic Block 2. (LY2) is low.
1 = output from Logic Block 2. (LY2) is high.
6
LOGIC1_STAT
R
0 = output from Logic Block 1 (LY1) is low.
1 = output from Logic Block 1 (LY1) is high.
5
LOCK_STAT
R
0 = unlocked.
1 = locked.
[4:0]
EC[4:0]
R
Event count value. Indicates how many events are currently stored on the FIFO.
相關(guān)PDF資料
PDF描述
V110B48H150BL2 CONVERTER MOD DC/DC 48V 150W
ADP5589ACBZ-00-R7 IC PORT EXPANDER 19I/O 25WLSCP
V110B48H150B3 CONVERTER MOD DC/DC 48V 150W
ADP5589ACBZ-01-R7 IC PORT EXPANDER 19I/O 25WLSCP
PIC12F675-I/MF IC MCU CMOS 1K FLASH W/AD 8-DFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADP5589CP-EVALZ 功能描述:BOARD EVAL ADP5589ACPZ RoHS:是 類(lèi)別:編程器,開(kāi)發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理,熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板,CD,電源
ADP-5DB 制造商:Delta Power 功能描述:
ADP-5DB-A 制造商:Delta Electronics Inc 功能描述:
ADP-5DBAB 制造商:Delta Electronics Inc 功能描述:
ADP-5JB-A 制造商:Delta Electronics Inc 功能描述: