參數(shù)資料
型號(hào)： ADP5589ACPZ-02-R7
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 39/52頁(yè)
文件大?。?/td> 0K
描述： IC KEY DECODER 19I/O EXP 24LFCSP
標(biāo)準(zhǔn)包裝： 1,500
應(yīng)用： 小鍵盤輸入，輸入/輸出擴(kuò)展
接口： I²C
電源電壓： 1.65 V ~ 3.6 V
封裝/外殼： 24-WFQFN 裸露焊盤，CSP
供應(yīng)商設(shè)備封裝： 24-LFCSP-WQ（3.5x3.5）
包裝： 帶卷 (TR)
安裝類型： 表面貼裝
ADP5589
Data Sheet
Rev. B | Page 44 of 52
Bits
Name
R/W
Description
[2: 0]
LOGIC2_SEL[2:0]
R/W
Configures the digital mux for Logic Block 2.
000 = off/disable.
001 = AND2.
010 = OR2.
011 = XOR2.
100 = FF2.
101 = IN_LA2.
110 = IN_LB2.
111 = IN_LC2.
LOGIC_FF_CFG Register 0x46
Table 78. LOGIC_FF_CFG Bit Descriptions
Bits
Name
R/W
Description
[7: 4]
R/W
Reserved.
3
FF2_SET
R/W
0 = FF2 not set in Logic Block 2.
1 = set FF2 in Logic Block 2.
2
FF2_CLR
R/W
0 = FF2 not cleared in Logic Block 2.
1 = clear FF2 in Logic Block 2.
1
FF1_SET
R/W
0 = FF1 not set in Logic Block 1.
1 = set FF1 in Logic Block 1.
0
FF1_CLR
R/W
0 = FF1 not cleared in Logic Block 1.
1 = clear FF1 in Logic Block 1.
LOGIC_INT_EVENT_EN Register 0x47
Table 79. LOGIC_INT_EVENT_EN Bit Descriptions
Bits
Name
R/W
Description
[7: 6]
R/W
Reserved.
5
LY2_DBNC_DIS
R/W
0 = output of Logic Block 2 is debounced before entering the event/interrupt block.
1 = output of Logic Block 2 is not debounced before entering the event/interrupt block. Use
with caution because glitches may generate interrupts prematurely.
4
LOGIC2_EVENT_EN
R/W
0 = LY2 cannot generate interrupt.
1 = allow LY2 activity to generate events on the FIFO.
3
LOGIC2_INT_LEVEL
R/W
Configure the logic level of LY2 that generates an interrupt.
0 = LY2 is active low.
1 = LY2 is active high.
2
LY1_DBNC_DIS
R/W
0 = output of Logic Block 1 is debounced before entering the event/interrupt block.
1 = output of Logic Block 1 is not debounced before entering the event/interrupt block. Use
with caution because glitches may generate interrupts prematurely.
1
LOGIC1_EVENT_EN
R/W
0 = LY1 cannot generate interrupt.
1 = allow LY1 activity to generate events on the FIFO.
0
LOGIC1_INT_LEVEL
R/W
Configure the logic level of LY1 that generates an interrupt.
0 = LY1 is active low.
1 = LY1 is active high.
POLL_TIME_CFG Register 0x48
Table 80. POLL_TIME_CFG Bit Descriptions
Bits
Name
R/W
Description
[7: 2]
Reserved.
[1: 0]
KEY_POLL_TIME[1:0]
R/W
Configure time between consecutive scan cycles.
00 = 10 ms.
01 = 20 ms.
10 = 30 ms.
11 = 40 ms.
相關(guān)PDF資料
PDF描述
V110B48H150BL2 CONVERTER MOD DC/DC 48V 150W
ADP5589ACBZ-00-R7 IC PORT EXPANDER 19I/O 25WLSCP
V110B48H150B3 CONVERTER MOD DC/DC 48V 150W
ADP5589ACBZ-01-R7 IC PORT EXPANDER 19I/O 25WLSCP
PIC12F675-I/MF IC MCU CMOS 1K FLASH W/AD 8-DFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADP5589CP-EVALZ 功能描述:BOARD EVAL ADP5589ACPZ RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源
ADP-5DB 制造商:Delta Power 功能描述:
ADP-5DB-A 制造商:Delta Electronics Inc 功能描述:
ADP-5DBAB 制造商:Delta Electronics Inc 功能描述:
ADP-5JB-A 制造商:Delta Electronics Inc 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*