- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11774 > ADP5589ACPZ-02-R7 (Analog Devices Inc)IC KEY DECODER 19I/O EXP 24LFCSP PDF資料下載
參數(shù)資料
| 型號(hào)： | ADP5589ACPZ-02-R7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 38/52頁 |
| 文件大小： | 0K |
| 描述： | IC KEY DECODER 19I/O EXP 24LFCSP |
| 標(biāo)準(zhǔn)包裝： | 1,500 |
| 應(yīng)用： | 小鍵盤輸入，輸入/輸出擴(kuò)展 |
| 接口： | I²C |
| 電源電壓： | 1.65 V ~ 3.6 V |
| 封裝/外殼： | 24-WFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 24-LFCSP-WQ（3.5x3.5） |
| 包裝： | 帶卷 (TR) |
| 安裝類型： | 表面貼裝 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁當(dāng)前第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
Data Sheet
ADP5589
Rev. B | Page 43 of 52
CLOCK_DIV_CFG Register 0x43
Table 75. CLOCK_DIV_CFG Bit Descriptions
Bits
Name
R/W
Description
7
Reserved.
6
CLK_INV
R/W
Inverts the divided down clock signal.
[5: 1]
CLK_DIV[4:0]
R/W
Defines the divide down scale of the externally supplied clock.
00000 = divide by 1 (pass-through).
00001 = divide by 2.
00010 = divide by 3.
00011 = divide by 4.
11111 = divide by 32.
0
CLK_DIV_EN
R/W
Enables the clock divider circuit to divide down the externally supplied clock signal.
LOGIC_1_CFG Register 0x44
Table 76. LOGIC_1_CFG Bit Descriptions
Bits
Name
R/W
Description
7
Reserved.
6
LY1_INV
R/W
0 = LY1 output not inverted before passing into Logic Block 1.
1 = inverts output LY1 from Logic Block 1.
5
LC1_INV
R/W
0 = LC1 input not inverted before passing into Logic Block 1.
1 = inverts input LC1 before passing it into Logic Block 1.
4
LB1_INV
R/W
0 = LB1 input not inverted before passing into Logic Block 1.
1 = inverts input LB1 before passing it into Logic Block 1.
3
LA1_INV
R/W
0 = LA1 input not inverted before passing into Logic Block 1.
1 = inverts input LA1 before passing it into Logic Block 1.
[2: 0]
LOGIC1_SEL[2:0]
R/W
Configures the digital mux for Logic Block 1.
000 = off/disable.
001 = AND1.
010 = OR1.
011 = XOR1.
100 = FF1.
101 = IN_LA1.
110 = IN_LB1.
111 = IN_LC1.
LOGIC_2_CFG Register 0x45
Table 77. LOGIC_2_CFG Bit Descriptions
Bits
Name
R/W
Description
7
LY1_CASCADE
R/W
0 = use Input LA2 for Logic Block 2.
1 = use Output LY1 from Logic Block 1 instead of LA2 as the input for Logic Block 2.
The R0 pin can be used as GPIO or key when cascade is in use.
6
LY2_INV
R/W
0 = LY2 input not inverted before passing into Logic Block 2.
1 = inverts Output LY2 from Logic Block 2.
5
LC2_INV
R/W
0 = LC2 input not inverted before passing into Logic Block 2.
1 = inverts Input LC2 before passing it into Logic Block 2.
4
LB2_INV
R/W
0 = LB2 input not inverted before passing into Logic Block 2.
1 = inverts Input LB2 before passing it into Logic Block 2.
3
LA2_INV
R/W
0 = LA2 input not inverted before passing into Logic Block 2.
1 = inverts Input LA2 before passing it into Logic Block 2.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V110B48H150BL2 | CONVERTER MOD DC/DC 48V 150W |
| ADP5589ACBZ-00-R7 | IC PORT EXPANDER 19I/O 25WLSCP |
| V110B48H150B3 | CONVERTER MOD DC/DC 48V 150W |
| ADP5589ACBZ-01-R7 | IC PORT EXPANDER 19I/O 25WLSCP |
| PIC12F675-I/MF | IC MCU CMOS 1K FLASH W/AD 8-DFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADP5589CP-EVALZ | 功能描述:BOARD EVAL ADP5589ACPZ RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源 |
| ADP-5DB | 制造商:Delta Power 功能描述: |
| ADP-5DB-A | 制造商:Delta Electronics Inc 功能描述: |
| ADP-5DBAB | 制造商:Delta Electronics Inc 功能描述: |
| ADP-5JB-A | 制造商:Delta Electronics Inc 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。