參數(shù)資料
型號(hào): ADN2812ACP
廠商: ANALOG DEVICES INC
元件分類: 數(shù)字傳輸電路
英文描述: Continuous Rate 12.3 Mb/s to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp
中文描述: CLOCK RECOVERY CIRCUIT, QCC32
封裝: 5 X 5 MM, MO-220VHHD-2, LFCSP-32
文件頁數(shù): 5/28頁
文件大?。?/td> 478K
代理商: ADN2812ACP
ADN2812
OUTPUT AND TIMING SPECIFICATIONS
Table 3.
Parameter
CML OUPUT CHARACTERISTICS
(CLKOUTP/N, DATAOUTP/N)
Single-Ended Output Swing
Differential Output Swing
Output High Voltage
Output Low Voltage
CML Ouputs Timing
Rise Time
Fall Time
Setup Time
Hold Time
I
2
C INTERFACE DC CHARACTERISTICS
Input High Voltage
Input Low Voltage
Input Current
Output Low Voltage
I
2
C INTERFACE TIMING
SCK Clock Frequency
SCK Pulse Width High
SCK Pulse Width Low
Start Condition Hold Time
Start Condition Setup Time
Data Setup Time
Data Hold Time
SCK/SDA Rise/Fall Time
Stop Condition Setup Time
Bus Free Time between a Stop and a Start
REFCLK CHARACTERISTICS
Input Voltage Range
Minimum Differential Input Drive
Reference Frequency
Required Accuracy
LVTTL DC INPUT CHARACTERISTICS
Input High Voltage
Input Low Voltage
Input High Current
Input Low Current
LVTTL DC OUTPUT CHARACTERISTICS
Output High Voltage
Output Low Voltage
Rev. 0 | Page 5 of 28
Conditions
V
SE
(see Figure 3)
V
DIFF
(see Figure 3)
V
OH
V
OL
20% to 80%
80% to 20%
T
S
(see Figure 2), OC-48
T
H
(see Figure 2), OC-48
LVCMOS
V
IH
V
IL
V
IN
= 0.1 VCC or V
IN
= 0.9 VCC
V
OL
, I
OL
= 3.0 mA
(See Figure 11)
t
HIGH
t
LOW
t
HD;STA
t
SU;STA
t
SU;DAT
t
HD;DAT
T
R
/T
F
t
SU;STO
t
BUF
Optional lock to REFCLK mode
@ REFCLKP or REFCLKN
V
IL
V
IH
V
IH
V
IL
I
IH
, V
IN
= 2.4 V
I
IL
, V
IN
= 0.4 V
V
OH
, I
OH
= 2.0 mA
V
OL
, I
OL
= 2.0 mA
Min
300
600
VCC 0.6
150
150
0.7 VCC
10.0
600
1300
600
600
100
300
20 + 0.1 Cb
4
600
1300
12.3
2.0
5
2.4
Typ
350
700
VCC 0.35
95
95
200
200
0
VCC
100
100
Max
600
1200
VCC
VCC 0.3
112
123
250
250
0.3 VCC
+10.0
0.4
400
300
200
0.8
5
0.4
Unit
mV
mV
V
V
ps
ps
ps
ps
V
V
μA
V
kHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
V
V
mV p-p
MHz
ppm
V
V
μA
μA
V
V
4
C
b
= total capacitance of one bus line in pF. If mixed with Hs-mode devices, faster fall-times are allowed (see Table 6).
相關(guān)PDF資料
PDF描述
ADN2812ACP-RL Continuous Rate 12.3 Mb/s to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp
ADN2812ACP-RL7 Continuous Rate 12.3 Mb/s to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp
ADN2819 Multirate to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp
ADN2819ACP-CML Multirate to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp
ADN2819ACP-CML-RL Multirate to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADN2812ACP-RL 制造商:Analog Devices 功能描述:Clock and Data Recovery 32-Pin LFCSP EP T/R
ADN2812ACP-RL7 制造商:Analog Devices 功能描述:Clock and Data Recovery 32-Pin LFCSP EP T/R
ADN2812ACPZ 功能描述:IC CLOCK/DATA RECOVERY 32LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:時(shí)鐘/頻率發(fā)生器,多路復(fù)用器 PLL:是 主要目的:存儲(chǔ)器,RDRAM 輸入:晶體 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:1:2 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:Digi-Reel® 其它名稱:296-6719-6
ADN2812ACPZ-RL 功能描述:IC CLOCK/DATA RECOVERY 32LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類型:時(shí)鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時(shí)鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP (0.240",6.10mm 寬) 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件
ADN2812ACPZ-RL7 功能描述:IC CLOCK/DATA RECOVERY 32LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類型:時(shí)鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時(shí)鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP (0.240",6.10mm 寬) 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件