參數(shù)資料
型號(hào): ADMCF341-EVALKIT
廠商: Analog Devices, Inc.
英文描述: DashDSP⑩ 28-Lead Flash Mixed-Signal DSP with Enhanced Analog Front End
中文描述: DashDSP⑩28引腳閃存混合信號(hào)增強(qiáng)的DSP與模擬前端
文件頁(yè)數(shù): 5/36頁(yè)
文件大?。?/td> 1106K
代理商: ADMCF341-EVALKIT
REV. 0
ADMCF341
–5–
TIMING PARAMETERS
Parameter
Min
Max
Unit
Serial Ports
Timing Requirements
t
SCK
t
SCS
t
SCH
t
SCP
Switching Characteristics
t
CC
t
SCDE
t
SCDV
t
RH
t
RD
t
SCDH
t
SCDD
t
TDE
t
TDV
t
RDV
SCLK Period
DR/TFS/RFS Setup before SCLK Low
DR/TFS/RFS Hold after SCLK Low
SCLK
IN
Width
100
15
20
40
ns
ns
ns
ns
CLKOUT High to SCLK
OUT
SCLK High to DT Enable
SCLK High to DT Valid
TFS/RFS
OUT
Hold after SCLK High
TFS/RFS
OUT
Delay from SCLK High
DT Hold after SCLK High
SCLK High to DT Disable
TFS (Alt) to DT Enable
TFS (Alt) to DT Valid
RFS (Multichannel, Frame Delay Zero) to DT Valid
0.25 t
CK
0
0.25 t
CK
+ 20
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
30
0
30
0
30
0
25
30
Specifications subject to change without notice.
t
CC
t
CC
t
SCS
t
RD
t
RH
t
SCDV
t
SCDE
t
SCDD
t
TDV
t
RDV
CLKOUT
SCLK
DR
RFS
IN
TFS
IN
RFS
OUT
TFS
OUT
DT
TFS
(ALTERNATE
FRAME MODE)
RFS
(MULTICHANNEL MODE,
FRAME DELAY 0 [MFD = 0])
t
SCP
t
SCK
t
SCP
t
SCH
t
SCDH
t
TDE
Figure 2. Serial Port Timing
相關(guān)PDF資料
PDF描述
ADN2811 OC-48/OC-48 FEC Clock and Data Recovery IC with Integrated Limiting Amp
ADN2811ACP-CML OC-48/OC-48 FEC Clock and Data Recovery IC with Integrated Limiting Amp
ADN2811ACP-CML-RL OC-48/OC-48 FEC Clock and Data Recovery IC with Integrated Limiting Amp
ADN2812 Continuous Rate 12.3 Mb/s to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp
ADN2812ACP Continuous Rate 12.3 Mb/s to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD-MCX-RPSMAF 功能描述:ADAPTER AU RPSMA FEM-MCX APPLE RoHS:是 類(lèi)別:RF/IF 和 RFID >> RF配件 系列:* 標(biāo)準(zhǔn)包裝:1 系列:*
AD-MD3FF 制造商:Pan Pacific 功能描述:
AD-MD4FF 制造商:Pan Pacific 功能描述:
AD-MD6F/D5M 制造商:Pan Pacific 功能描述:
AD-MD6FF 制造商:Pan Pacific 功能描述: