- 鎮ㄧ従(xi脿n)鍦ㄧ殑浣嶇疆锛�璨疯常IC缍�(w菐ng) > PDF鐩寗1989 > ADC0804LCN (Intersil)IC ADC 8-BIT 10KSPS 1LSB 20-DIP PDF璩囨枡涓嬭級
鍙冩暩(sh霉)璩囨枡
| 鍨嬭櫉(h脿o)锛� | ADC0804LCN |
| 寤犲晢锛� | Intersil |
| 鏂囦欢闋�(y猫)鏁�(sh霉)锛� | 14/17闋�(y猫) |
| 鏂囦欢澶у皬锛� | 0K |
| 鎻忚堪锛� | IC ADC 8-BIT 10KSPS 1LSB 20-DIP |
| 妯�(bi膩o)婧�(zh菙n)鍖呰锛� | 1,080 |
| 浣嶆暩(sh霉)锛� | 8 |
| 閲囨ǎ鐜囷紙姣忕锛夛細 | 10k |
| 鏁�(sh霉)鎿�(j霉)鎺ュ彛锛� | 骞惰伅(li谩n) |
| 杞�(zhu菐n)鎻涘櫒鏁�(sh霉)鐩細 | 1 |
| 闆诲闆绘簮锛� | 鍠浕婧� |
| 宸ヤ綔婧害锛� | 0°C ~ 70°C |
| 瀹夎椤炲瀷锛� | 閫氬瓟 |
| 灏佽/澶栨锛� | 20-DIP锛�0.300"锛�7.62mm锛� |
| 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 | 20-PDIP |
| 鍖呰锛� | 绠′欢 |
| 杓稿叆鏁�(sh霉)鐩拰椤炲瀷锛� | 1 鍊�(g猫)宸垎锛屽柈妤� |
| 鍏跺畠鍚嶇ū锛� | ADC0804LCNIN ADC0804LCNIN-ND |
绗�1闋�(y猫)绗�2闋�(y猫)绗�3闋�(y猫)绗�4闋�(y猫)绗�5闋�(y猫)绗�6闋�(y猫)绗�7闋�(y猫)绗�8闋�(y猫)绗�9闋�(y猫)绗�10闋�(y猫)绗�11闋�(y猫)绗�12闋�(y猫)绗�13闋�(y猫)鐣�(d膩ng)鍓嶇14闋�(y猫)绗�15闋�(y猫)绗�16闋�(y猫)绗�17闋�(y猫)
6
FIGURE 6. FULL SCALE ERROR vs fCLK
FIGURE 7. EFFECT OF UNADJUSTED OFFSET ERROR
FIGURE 8. OUTPUT CURRENT vs TEMPERATURE
FIGURE 9. POWER SUPPLY CURRENT vs TEMPERATURE
Typical Performance Curves (Continued)
F
U
LL
S
C
A
L
E
ER
R
O
R
(L
SB
s
)
7
6
5
4
3
2
1
0
fCLK (kHz)
0
400
800
1200
1600
2000
V+ = 4.5V
V+ = 5V
V+ = 6V
VIN(+) = VIN(-) = 0V
ASSUMES VOS = 2mV
THIS SHOWS THE NEED
FOR A ZERO ADJUSTMENT
IF THE SPAN IS REDUCED
OF
FSE
T
ER
R
O
R
(L
SB
s
)
16
14
12
10
8
6
4
2
VREF/2 (V)
0
0.01
0.1
1.0
5
OUTPUT
CUR
RE
NT
(mA)
8
7
6
5
4
3
2
-50
TA AMBIENT TEMPERATURE (oC)
-ISINK
VOUT = 0.4V
ISOURCE
VOUT = 2.4V
DATA OUTPUT
BUFFERS
V+ = 5V
-25
0
25
50
75
100
125
POWE
R
S
U
P
LY
C
URRENT
(m
A)
TA AMBIENT TEMPERATURE (oC)
-50
-25
0
25
50
75
100
125
1.6
1.5
1.4
1.3
1.2
1.1
1.0
fCLK = 640kHz
V+ = 5.5V
V+ = 5.0V
V+ = 4.5V
Timing Diagrams
FIGURE 10A. START CONVERSION
tWI
tW(WR)I
1 TO 8 x 1/fCLK
INTERNAL TC
CS
WR
ACTUAL INTERNAL
STATUS OF THE
CONVERTER
INTR
(LAST DATA READ)
(LAST DATA NOT READ)
鈥淣OT BUSY鈥�
鈥淏USY鈥�
DATA IS VALID IN
OUTPUT LATCHES
INTR
ASSERTED
tVI
1/2 fCLK
ADC0803, ADC0804
鐩搁棞(gu膩n)PDF璩囨枡 |
PDF鎻忚堪 |
|---|---|
| ADC0820CCM+ | IC ADC 8-BIT HS 20-SOIC |
| ADF4001BRU | IC CLOCK GEN PLL 16-TSSOP |
| ADF4002BRUZ-RL7 | IC PLL FREQUENCY SYNTH 16-TSSOP |
| ADF4007BCPZ-RL7 | IC DIVIDER/PLL SYNTHESZR 20LFCSP |
| ADF4106BRU | IC PLL FREQ SYNTHESIZER 16-TSSOP |
鐩搁棞(gu膩n)浠ｇ悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉) |
鍙冩暩(sh霉)鎻忚堪 |
|---|---|
| ADC0804LCN | 鍒堕€犲晢:Texas Instruments 鍔熻兘鎻忚堪:IC 8BIT ADC DIP20 804 |
| ADC0804LCN/A+ | 鍒堕€犲晢:鏈煡寤犲 鍒堕€犲晢鍏ㄧū:鏈煡寤犲 鍔熻兘鎻忚堪:Analog-to-Digital Converter锛� 8-Bit |
| ADC0804LCN/B+ | 鍒堕€犲晢:鏈煡寤犲 鍒堕€犲晢鍏ㄧū:鏈煡寤犲 鍔熻兘鎻忚堪:Analog-to-Digital Converter锛� 8-Bit |
| ADC0804LCN/NOPB | 鍔熻兘鎻忚堪:妯℃暩(sh霉)杞�(zhu菐n)鎻涘櫒 - ADC 8B UP COMPATIBLE ADC RoHS:鍚� 鍒堕€犲晢:Texas Instruments 閫氶亾鏁�(sh霉)閲�:2 绲�(ji茅)妲�(g貌u):Sigma-Delta 杞�(zhu菐n)鎻涢€熺巼:125 SPs to 8 KSPs 鍒嗚鲸鐜�:24 bit 杓稿叆椤炲瀷:Differential 淇″櫔姣�:107 dB 鎺ュ彛椤炲瀷:SPI 宸ヤ綔闆绘簮闆诲:1.7 V to 3.6 V, 2.7 V to 5.25 V 鏈€澶у伐浣滄韩搴�:+ 85 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:VQFN-32 |
| ADC0804LCN/NOPB | 鍒堕€犲晢:Texas Instruments 鍔熻兘鎻忚堪:A/D Converter (A-D) IC |
鐧�(f膩)甯冪穵鎬ラ噰璩�(g貌u)锛�3鍒嗛悩宸﹀彸鎮ㄥ皣寰楀埌鍥炲京(f霉)銆�
