- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1989 > ADC0804LCN (Intersil)IC ADC 8-BIT 10KSPS 1LSB 20-DIP PDF資料下載
參數(shù)資料
| 型號(hào)： | ADC0804LCN |
| 廠商： | Intersil |
| 文件頁(yè)數(shù)： | 12/17頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 8-BIT 10KSPS 1LSB 20-DIP |
| 標(biāo)準(zhǔn)包裝： | 1,080 |
| 位數(shù)： | 8 |
| 采樣率（每秒）： | 10k |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 電壓電源： | 單電源 |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 20-DIP（0.300"，7.62mm） |
| 供應(yīng)商設(shè)備封裝： | 20-PDIP |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 1 個(gè)差分，單極 |
| 其它名稱： | ADC0804LCNIN ADC0804LCNIN-ND |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)當(dāng)前第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)
4
DC DIGITAL LEVELS AND DC SPECIFICATIONS V+ = 5V, and TMIN to TMAX, Unless Otherwise Specified
CONTROL INPUTS (Note 7)
Logic “1“ Input Voltage (Except Pin 4 CLK
IN), VINH
V+ = 5.25V
2.0
-
V+
V
Logic “0“ Input Voltage (Except Pin 4 CLK
IN), VINL
V+ = 4.75V
-
0.8
V
CLK IN (Pin 4) Positive Going Threshold
Voltage, V+CLK
2.7
3.1
3.5
V
CLK IN (Pin 4) Negative Going Threshold
Voltage, V-CLK
1.5
1.8
2.1
V
CLK IN (Pin 4) Hysteresis, VH
0.6
1.3
2.0
V
Logic “1” Input Current (All Inputs), IINHI
VlN = 5V
-
0.005
1
Α
Logic “0” Input Current (All Inputs), IINLO
VlN = 0V
-1
-0.005
-
A
Supply Current (Includes Ladder Current), I+ fCLK = 640kHz, TA = 25oC and CS = Hl
-
1.3
2.5
mA
DATA OUTPUTS AND INTR
Logic “0” Output Voltage, VOL
lO = 1.6mA, V+ = 4.75V
-
0.4
V
Logic “1” Output Voltage, VOH
lO = -360A, V+ = 4.75V
2.4
-
V
Three-State Disabled Output Leakage (All
Data Buffers), ILO
VOUT = 0V
-3
-
A
VOUT = 5V
-
3
A
Output Short Circuit Current, ISOURCE
VOUT Short to GND, TA = 25oC4.5
6
-
mA
Output Short Circuit Current, ISINK
VOUT Short to V+, TA = 25oC9.0
16
-
mA
NOTES:
2. All voltages are measured with respect to GND, unless otherwise specified. The separate AGND point should always be wired to the DGND,
being careful to avoid ground loops.
3. For VIN(-) ≥ VIN(+) the digital output code will be 0000 0000. Two on-chip diodes are tied to each analog input (see Block Diagram) which will
forward conduct for analog input voltages one diode drop below ground or one diode drop greater than the V+ supply. Be careful, during testing
at low V+ levels (4.5V), as high level analog inputs (5V) can cause this input diode to conduct - especially at elevated temperatures, and cause
errors for analog inputs near full scale. As long as the analog VIN does not exceed the supply voltage by more than 50mV, the output code will
be correct. To achieve an absolute 0V to 5V input voltage range will therefore require a minimum supply voltage of 4.950V over temperature
variations, initial tolerance and loading.
4. With V+ = 6V, the digital logic interfaces are no longer TTL compatible.
5. With an asynchronous start pulse, up to 8 clock periods may be required before the internal clock phases are proper to start the conversion process.
6. The CS input is assumed to bracket the WR strobe input so that timing is dependent on the WR pulse width. An arbitrarily wide pulse width will
hold the converter in a reset mode and the start of conversion is initiated by the low to high transition of the WR pulse (see Timing Diagrams).
7. CLK IN (pin 4) is the input of a Schmitt trigger circuit and is therefore specified separately.
8. None of these A/Ds requires a zero-adjust. However, if an all zero code is desired for an analog input other than 0V, or if a narrow full scale span exists
(for example: 0.5V to 4V full scale) the VIN(-) input can be adjusted to achieve this. See the Zero Error description in this data sheet.
Electrical Specifications
(Notes 2, 8) (Continued)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNITS
Timing Waveforms
FIGURE 1A. t1H
FIGURE 1B. t1H, CL = 10pF
10K
V+
RD
CS
CL
DATA
OUTPUT
RD
2.4V
tr
90%
50%
10%
t1H
0.8V
DATA
OUTPUTS
GND
tr = 20ns
VOH
90%
ADC0803, ADC0804
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADC0820CCM+ | IC ADC 8-BIT HS 20-SOIC |
| ADF4001BRU | IC CLOCK GEN PLL 16-TSSOP |
| ADF4002BRUZ-RL7 | IC PLL FREQUENCY SYNTH 16-TSSOP |
| ADF4007BCPZ-RL7 | IC DIVIDER/PLL SYNTHESZR 20LFCSP |
| ADF4106BRU | IC PLL FREQ SYNTHESIZER 16-TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADC0804LCN | 制造商:Texas Instruments 功能描述:IC 8BIT ADC DIP20 804 |
| ADC0804LCN/A+ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter， 8-Bit |
| ADC0804LCN/B+ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter， 8-Bit |
| ADC0804LCN/NOPB | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 8B UP COMPATIBLE ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADC0804LCN/NOPB | 制造商:Texas Instruments 功能描述:A/D Converter (A-D) IC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。