tHDCLI XX X tCLISH" />
參數(shù)資料
型號(hào): AD9979BCPZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 31/56頁(yè)
文件大?。?/td> 0K
描述: IC PROCESSOR CCD 14BIT 48-LFCSP
標(biāo)準(zhǔn)包裝: 1
類型: CCD 信號(hào)處理器,14 位
輸入類型: 邏輯
輸出類型: 邏輯
接口: 3 線串口
電流 - 電源: 48mA
安裝類型: 表面貼裝
封裝/外殼: 48-VFQFN 裸露焊盤(pán),CSP
供應(yīng)商設(shè)備封裝: 48-LFCSP-VQ(7x7)
包裝: 托盤(pán)
AD9979
Rev. C | Page 37 of 56
VD
HD
CLI
XX
X
tHDCLI
XX
X
tCLISHP
tCLIDLY
0
12
NOTES
1. EXTERNAL HD FALLING EDGE IS LATCHED BY CLI RISING EDGE, THEN LATCHED AGAIN BY SHPLOC (INTERNAL SAMPLING EDGE).
2. INTERNAL H-COUNTER IS ALWAYS RESET 11.5 CLOCK CYCLES AFTER THE INTERNAL HD FALLING EDGE, AT SHDLOC (INTERNAL SAMPLING EDGE).
3. DEPENDING ON THE VALUE OF SHDLOC, H-COUNTER RESET CAN OCCUR 13 OR 14 CLI CLOCK EDGES AFTER THE EXTERNAL HD FALLING EDGE.
4. SHPLOC = 32, SHDLOC = 0 IS SHOWN IN ABOVE EXAMPLE. IN THIS CASE, THE H-COUNTER RESET OCCURS 13 CLI RISING EDGES AFTER HD FALLING EDGE.
5. HD FALLING EDGE MUST OCCUR COINCIDENT WITH VD FALLING EDGE (WITHIN SAME CLI CYCLE) OR AFTER VD FALLING EDGE. HD FALLING
EDGE MUST NOT OCCUR WITHIN 1 CLI CYCLES IMMEDIATELY BEFORE VD FALLING EDGE.
H-COUNTER
RESET
SHDLOC
INTERNAL
HD
INTERNAL
H-COUNTER
(PIXEL COUNTER)
tVDHD
11.5 CYCLES
SHPLOC
INTERNAL
05
95
7-
0
55
Figure 53. Horizontal Counter Pipeline Delay
Additional Restrictions
When operating, note the following restrictions:
The HD falling edge should be located in the same CLI
clock cycle as the VD falling edge or later than the VD
falling edge. The HD falling edge should not be located
within 1 cycle prior to the VD falling edge.
If possible, perform all start-up serial writes with VD and
HD disabled. This prevents unknown behavior caused by
partial updating of registers before all information is loaded.
The internal horizontal counter is reset 12 CLI cycles after the
falling edge of HD. See Figure 53 for details on how the internal
counter is reset.
STANDBY MODE OPERATION
The AD9979 contains two different standby modes to optimize
the overall power dissipation in a particular application. Bits[1:0]
of Address 0x00 control the power-down state of the device.
STANDBY[1:0] = 00 = normal operation (full power)
STANDBY[1:0] = 01 = reference standby mode
STANDBY[1:0] = 10 or 11 = total shut-down mode
(lowest power)
Table 22 summarizes the operation of each power-down mode.
OUT_CONTROL (Address 0x11, Bit [0]) takes priority over the
reference standby mode in determining the digital output states,
but total shutdown mode takes priority over OUT_CONTROL.
Total shutdown mode has the lowest power consumption. When
returning from total shutdown mode to normal operation, the
timing core must be reset at least 100 μs after STANDBY
(Address 0x00, Bits[1:0]) is written to.
There is an additional register to independently disable the
internal voltage reference buffer, REFBUF_PWRDN (Bit 2,
(Address 0x00). By default, the buffer is disabled. It must be
enabled for normal operation.
CLI FREQUENCY CHANGE
If the input clock (CLI) is interrupted or changes to a different
frequency, the timing core must be reset for proper operation. After
the CLI clock has settled to the new frequency, or the previous
frequency is resumed, write 0 and then 1 to TGCORE_RST
(Address 0x14). This guarantees proper timing core operation.
相關(guān)PDF資料
PDF描述
AD694BRZ IC TRANSMITTER 4-20MA 16-SOIC
LTK001ACN8#PBF IC THERMOCOUPL COMP& KIT 8DIP
AD693AQ IC TRANSMITTER 4-20MA 20-CDIP
VE-J3K-IY-F3 CONVERTER MOD DC/DC 40V 50W
AD9845BJSTZ IC CCD SIGNAL PROC 12BIT 48-LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9979BCPZRL 功能描述:IC PROCESSOR CCD 14BIT 48-LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測(cè)器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG,串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:管件
AD9980 制造商:AD 制造商全稱:Analog Devices 功能描述:High Performance 8-Bit Display Interface
AD9980/PCBZ 功能描述:KIT EVALUATION AD9980 RoHS:是 類別:編程器,開(kāi)發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:Advantiv® 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口,收發(fā)器,PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板
AD9980KSTZ-80 功能描述:IC INTERFACE 8BIT ANALOG 80LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C,SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁(yè)面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1
AD9980KSTZ-95 功能描述:IC INTERFACE 8BIT ANALOG 80LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C,SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁(yè)面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1