- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11674 > AD9979BCPZ (Analog Devices Inc)IC PROCESSOR CCD 14BIT 48-LFCSP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9979BCPZ |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 28/56頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC PROCESSOR CCD 14BIT 48-LFCSP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 類型： | CCD 信號(hào)處理器，14 位 |
| 輸入類型： | 邏輯 |
| 輸出類型： | 邏輯 |
| 接口： | 3 線串口 |
| 電流 - 電源： | 48mA |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-VFQFN 裸露焊盤(pán)，CSP |
| 供應(yīng)商設(shè)備封裝： | 48-LFCSP-VQ（7x7） |
| 包裝： | 托盤(pán) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)當(dāng)前第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)
AD9979
Rev. C | Page 34 of 56
Variable Gain Amplifier (VGA)
The VGA stage provides a gain range of approximately 6 dB to
42 dB, programmable with 10-bit resolution through the serial
digital interface. A gain of 6 dB is needed to match a 1 V input
signal with the ADC full-scale range of 2 V. When compared to
1 V full-scale systems, the equivalent gain range is 0 dB to 36 dB.
The VGA gain curve follows a linear-in-dB characteristic. The
exact VGA gain is calculated for any gain register value by
Gain (dB) = (0.0358 × Code) + 5.75 dB
where Code is the range of 0 to 1023.
VGA GAIN REGISTER CODE
VG
A
GA
IN
(
d
B
)
42
36
30
24
18
12
6
0
127
255
383
511
639
767
895
1023
0
59
57
-05
3
Figure 51. VGA Gain Curve
Analog-to-Digital Converter
The AD9979 uses a high performance ADC architecture,
optimized for high speed and low power. Differential nonlinearity
(DNL) performance is typically better than 0.5 LSB. The ADC
uses a 2 V input range. (See Figure 5 to Figure 7 for the typical
linearity and noise performance plots of the AD9979.)
Optical Black Clamp
The optical black clamp loop is used to remove residual offsets
in the signal chain and to track low frequency variations in the
CCD black level. During the optical black (shielded) pixel
interval on each line, the ADC output is compared with a fixed
black level reference, selected by the user in the clamp level
register. The value can be programmed between 0 LSB and
255 LSB, in 256 steps. The resulting error signal is filtered to
reduce noise, and the correction value is applied to the ADC
input through a DAC. Normally, the optical black clamp loop is
turned on once per horizontal line, but this loop can be updated
more slowly to suit a particular application. If external digital
clamping is used during the postprocessing, the AD9979 optical
black clamping can be disabled using CLAMPENABLE, Bit 3 in
Address 0x00. When the loop is disabled, the clamp level register
can still be used to provide fixed offset adjustment.
Note that if the CLPOB loop is disabled, higher VGA gain settings
reduce the dynamic range because the uncorrected offset in the
signal path is gained up.
It is recommended to align the CLPOB pulse with the CCD
optical black pixels. It is recommended that the CLPOB pulse
duration be at least 20 pixels wide. Shorter pulse widths can be
used, but the ability for the loop to track low frequency variations
in the black level is reduced. See the Horizontal Clamping and
Blanking section for more timing information.
Digital Data Outputs
The AD9979 digital output data is latched using the DOUTPHASEx
value, as shown in Figure 42. (Output data timing is shown
in Figure 20.) The switching of the data outputs can couple
noise back into the analog signal path. To minimize any switching
noise while using default register settings, it is recommended
that DOUTPHASEPx be set to a value between 15 and 31. Other
settings can produce good results, but experimentation is
necessary.
The data output coding is normally straight binary, but the coding
can be changed to gray coding by setting Bit 2 of Address 0x01 to 1.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD694BRZ | IC TRANSMITTER 4-20MA 16-SOIC |
| LTK001ACN8#PBF | IC THERMOCOUPL COMP& KIT 8DIP |
| AD693AQ | IC TRANSMITTER 4-20MA 20-CDIP |
| VE-J3K-IY-F3 | CONVERTER MOD DC/DC 40V 50W |
| AD9845BJSTZ | IC CCD SIGNAL PROC 12BIT 48-LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9979BCPZRL | 功能描述:IC PROCESSOR CCD 14BIT 48-LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測(cè)器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:管件 |
| AD9980 | 制造商:AD 制造商全稱:Analog Devices 功能描述:High Performance 8-Bit Display Interface |
| AD9980/PCBZ | 功能描述:KIT EVALUATION AD9980 RoHS:是 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:Advantiv® 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口，收發(fā)器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板 |
| AD9980KSTZ-80 | 功能描述:IC INTERFACE 8BIT ANALOG 80LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁(yè)面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1 |
| AD9980KSTZ-95 | 功能描述:IC INTERFACE 8BIT ANALOG 80LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁(yè)面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。