- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11659 > AD9949KCPZRL (Analog Devices Inc)IC CCD SIGNAL PROCESSOR 40-LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD9949KCPZRL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 14/36頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CCD SIGNAL PROCESSOR 40-LFCSP |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 類型： | CCD 信號處理器，12 位 |
| 輸入類型： | 邏輯 |
| 輸出類型： | 邏輯 |
| 接口： | 3 線串口 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 40-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 40-LFCSP |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
AD9949
Rev. B | Page 21 of 36
HORIZONTAL CLAMPING AND BLANKING
The AD9949’s horizontal clamping and blanking pulses are fully
programmable to suit a variety of applications. Individual
sequences are defined for each signal, which are then organized
into multiple regions during image readout. This allows the
dark pixel clamping and blanking patterns to be changed at
each stage of the readout to accommodate different image
transfer timing and high speed line shifts.
INDIVIDUAL CLPOB AND PBLK SEQUENCES
The AFE horizontal timing consists of CLPOB and PBLK, as
shown in Figure 21. These two signals are independently
programmed using the parameters shown in Table 18. The start
polarity, first toggle position, and second toggle position are
fully programmable for each signal. The CLPOB and PBLK
signals are active low and should be programmed accordingly.
Up to four individual sequences can be created for each signal.
INDIVIDUAL HBLK SEQUENCES
The HBLK programmable timing shown in Figure 22 is similar
to CLPOB and PBLK. However, there is no start polarity
control. Only the toggle positions are used to designate the
start and the stop positions of the blanking period. Additionally,
there is a polarity control, HBLKMASK, which designates the
polarity of the horizontal clock signals H1 to H4 during the
blanking period. Setting HBLKMASK high sets H1 = H3 = low
and H2 = H4 = high during the blanking, as shown in Figure 23.
Up to four individual sequences are available for HBLK.
3
2
1
HD
CLPOB
PBLK
PROGRAMMABLE SETTINGS:
1. START POLARITY (CLAMP AND BLANK REGION ARE ACTIVE LOW).
2. FIRST TOGGLE POSITION.
3. SECOND TOGGLE POSITION.
ACTIVE
03751-022
...
Figure 21. Clamp and Preblank Pulse Placement
2
1
HD
HBLK
PROGRAMMABLE SETTINGS:
1. FIRST TOGGLE POSITION = START OF BLANKING.
2. SECOND TOGGLE POSITION = END OF BLANKING.
BLANK
03751-023
...
Figure 22. Horizontal Blanking (HBLK) Pulse Placement
Table 18. CLPOB and PBLK Individual Sequence Parameters
Parameter
Length
Range
Description
Polarity
1b
High/Low
Starting Polarity of Clamp and PBLK Pulses for Sequences 0 to 3
.
Toggle Position 1
12b
0 to 4095 Pixel Location
First Toggle Position within the Line for Sequences 0 to 3
.
Toggle Position 2
12b
0 to 4095 Pixel Location
Second Toggle Position within the Line for Sequences 0 to 3
.
Table 19. HBLK Individual Sequence Parameters
Parameter
Length
Range
Description
HBLKMASK
1b
High/Low
Masking Polarity for H1 for Sequences 0 to 3 (0 = H1 Low, 1 = H1 High).
Toggle Position 1
12b
0 to 4095 Pixel Location
First Toggle Position within the Line for Sequences 0 to 3.
Toggle Position 2
12b
0 to 4095 Pixel Location
Second Toggle Position within the Line for Sequences 0 to 3.
Toggle Position 3
12b
0 to 4095 Pixel Location
Third Toggle Position within the Line for Sequences 0 to 3.
Toggle Position 4
12b
0 to 4095 Pixel Location
Fourth Toggle Position within the Line for Sequences 0 to 3.
Toggle Position 5
12b
0 to 4095 Pixel Location
Fifth Toggle Position within the Line for Sequences 0 to 3.
Toggle Position 6
12b
0 to 4095 Pixel Location
Sixth Toggle Position within the Line for Sequences 0 to 3.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 2081204-7 | CONN JACK SMA BULKHEAD RG58 |
| 2081204-5 | CONN JACK SMA BULKHEAD RD316 |
| AD9948KCPZRL | IC CCD SIGNAL PROCESSOR 40-LFCSP |
| AD22057R-REEL | IC AMP DIFF SNGL-SUP 8SOIC T/R |
| VE-JN2-IZ-B1 | CONVERTER MOD DC/DC 15V 25W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9950KJ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Parallel-Input Frequency Synthesizer |
| AD9950TJ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Parallel-Input Frequency Synthesizer |
| AD9951 | 制造商:AD 制造商全稱:Analog Devices 功能描述:400 MSPS 14-Bit, 1.8 V CMOS Direct Digital Synthesizer |
| AD9951/PCBZ | 制造商:Analog Devices 功能描述:AD9951 400 MSPS DDS W/ 14 BIT DAC EVALBD - Boxed Product (Development Kits) |
| AD9951PCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:400 MSPS 14-Bit, 1.8 V CMOS Direct Digital Synthesizer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。