- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373970 > AD9898KCP-20 (ANALOG DEVICES INC) CCD Signal Processor with Precision Timing⑩ Generator PDF資料下載
參數(shù)資料
| 型號： | AD9898KCP-20 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 消費家電 |
| 英文描述： | CCD Signal Processor with Precision Timing⑩ Generator |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, QCC48 |
| 封裝： | MO-220-VKKD-2, LFCSP-48 |
| 文件頁數(shù)： | 46/52頁 |
| 文件大小： | 557K |
| 代理商： | AD9898KCP-20 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁當前第46頁第47頁第48頁第49頁第50頁第51頁第52頁
REV. 0
–46–
AD9898
1
2
4
5
6
7
ODD FIELD
EVEN FIELD
1H
t
DELAY3
t
SETTLING4
t
PWR
H1, V1, V2, V3, VSG1, VSG2, VSUB, SUBCK, FD
VDD
(INPUT)
VD
(OUTPUT)
DIGITAL
OUTPUTS
CLI
(INPUT)
HD
(OUTPUT)
SERIAL
WRITES
OUTCONT
1
(INTERNAL
SIGNAL)
NOTES
1
OUTCONT IS AN INTERNAL SIGNAL CONTROLLED USING REGISTER OUTCONT_REG (ADDR 0x05).
2
DCLK2 WILL BE OUTPUT ON FD/DLCK2, PIN 16, PROVIDING REGISTER DCLK2SEL (ADDR 0xD5) = 1.
3
IT TAKES 11 CLI CLOCKS FROM WHEN OUTCONT GOES HIGH UNTIL VD, HD, AND DIGITAL OUTPUT DATAIS VALID.
4
THERE IS 500 s SETTLING TIME FROM WHEN THE DIGSTBY REGISTER IS SET TO WHEN THE DLCK1 IS STABLE.
1V
H2, RG, MSHUT, STROBE
DCLK1
(OUTPUT)
DCLK2
2
(OUTPUT)
ODD FIELD
8
9
10
Figure 51. Recommended Power-Up Sequence and Synchronization, Master Mode
POWER-UP
Recommended Power-Up Sequence for Master Mode
When the AD9898 is powered up, the following sequence is
recommended. (Refer to Figure 51 for each step.)
1. Turn on power supplies for AD9898.
2. Apply the CLI master clock input. CLI will be output on
DCLK2 (Pin 16) at this time.
3. Reset the internal AD9898 registers. Write a 0x000000 to
the SW_RESET register (Addr 0x00). This will set all
internal register values to their default values. (This step is
optional because an internal power-on reset circuit is
applied at power-up.)
4. Program the DIGSTBY and AFESTBY registers
(Addr 0x05) = 1, and program all other necessary control
registers.
5. Program system registers (Addr 0x14).
6. Program Mode_A registers (Addr 0x15).
7. Program Mode_B registers (Addr 0x16).
8. Program OUTCONT_REG register (addr 0x05) = 1.
(The internal OUTCONT signal will be asserted high at
this time and will enable the digital outputs.)
9. Program control register MODE (Addr 0x0A) = 0. This
selects Mode_A operation. (This step is optional because
the AD9898 defaults to Mode_A at initial power-up.)
10.
Program control register MODE (Addr 0x0A) = 1. This
selects Mode_B operation. Complete this write at least
four CLI cycles before start of the next field.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9898KCPRL-20 | TVPS00RF-21-41S W/ PC CON |
| AD9901 | Ultrahigh Speed Phase/Frequency Discriminator |
| AD9901KP | Ultrahigh Speed Phase/Frequency Discriminator |
| AD9901KQ | TVS Diode; Diode Type:Bidirectional TVS; Stand-Off Voltage, VRWM:30V; Breakdown Voltage, Vbr:33.3V; Package/Case:DO-214AB; Leaded Process Compatible:Yes; No. of Lines Protected Max:1; Peak Pulse Power PPK @ 10x1000uS:1500W RoHS Compliant: Yes |
| AD9910 | 1 GSPS, 14-Bit, 3.3 V CMOS Direct Digital Synthesizer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9898KCPRL-20 | 制造商:AD 制造商全稱:Analog Devices 功能描述:CCD Signal Processor with Precision Timing⑩ Generator |
| AD9899ARS-2 | 制造商:Analog Devices 功能描述: |
| AD9901 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Ultrahigh Speed Phase/Frequency Discriminator |
| AD9901KP | 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Single 20-Pin PLCC 制造商:Rochester Electronics LLC 功能描述:IC VHF PHCOMP AD9901 IC - Bulk 制造商:Analog Devices 功能描述:IC DISCRIMINATOR |
| AD9901KP-REEL | 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Single 20-Pin PLCC T/R 制造商:Rochester Electronics LLC 功能描述:PHASE FREQ COMPARATOR IC - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。