日本1卡2卡3卡中文,91久久久久无码精品国产,欧美视频不卡一区二区三区

您好，
買賣IC網(wǎng)歡迎您。
請登錄
免費注冊

您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373970 > AD9898KCP-20 (ANALOG DEVICES INC) CCD Signal Processor with Precision Timing⑩ Generator PDF資料下載

參數(shù)資料

型號：	AD9898KCP-20
廠商：	ANALOG DEVICES INC
元件分類：	消費家電
英文描述：	CCD Signal Processor with Precision Timing⑩ Generator
中文描述：	SPECIALTY CONSUMER CIRCUIT, QCC48
封裝：	MO-220-VKKD-2, LFCSP-48
文件頁數(shù)：	25/52頁
文件大?。?/td>	557K
代理商：	AD9898KCP-20

REV. 0

AD9898

–25–

HORIZONTAL CLAMPING AND BLANKING

The AD9898’s horizontal clamping and blanking pulses are

programmable to suit a variety of applications. Similar to verti-

cal timing generation, individual sequences are defined for each

signal and are then organized into multiple regions during

image readout. This allows the dark pixel clamping and blanking

patterns to be changed at each stage of the readout to accommo-

date different image transfer timing and high speed line shifts.

Controlling CLPOB Clamp Pulse Timing

The AFE horizontal CLPOB pulse is generated based on the

12-bit gray code counter. Once the length of the 12-bit gray

code counter is set using the HDLEN register (Sys_Reg(12)),

CLPTOG1 and CLPTOG2 registers (Sys_Reg(15 and16)) can

be used to place the CLPOB pulse location, as shown in Figure 19.

Table XII lists all CLPOB registers that are used to configure

and control the placement and output of the CLPOB pulse.

The length of the last HD line is set using the HDLASTLEN

will be asserted when the last HD length set by HDLASTLEN

is shorter than the regular HD length set by HDLEN.

Figure 21 shows that no CLPOB pulse will be applied when the

last HD length set by HDLASTLEN is longer than the regular

HD length. Note that the CLPOB pulse is applied in the last

line only when HDLASTLEN = HDLEN.

LAST LINE

CLPOB

Figure 20. Last HD Shorter Than Regular HD

LAST LINE

CLPOB

Figure 21. Last HD Longer Than Regular HD

Table XII. CLPOB Registers

Name

Bit

Width Register Type

Reference

Counter

Range

Description

CLP_CONT

CLP_MODE 1

Control (0x01)

Control(0x01)

CLPOB Control (0 = CLPOB Off, 1 = CLPOB On)

CLPOB CCD Region Control

(0 = Enable CLPENx Register Settings,

1 = Disable CLPENx Register Settings)

0–4095 Pixel Locations CLPOB Toggle Position 1 (Gray Code Number)

0–4095 Pixel Locations CLPOB Toggle Position 2 (Gray Code Number)

CLPOB Control for CCD Region 0