- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1988 > AD9878BSTZ (Analog Devices Inc)IC FRONT-END MIXED-SGNL 100-LQFP PDF資料下載
參數(shù)資料
| 型號： | AD9878BSTZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 22/36頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FRONT-END MIXED-SGNL 100-LQFP |
| 產(chǎn)品變化通告： | AD9878BSTZ Discontinuation 21/Nov/2011 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 位數(shù)： | 12 |
| 通道數(shù)： | 4 |
| 功率（瓦特）： | 673mW |
| 電壓 - 電源，模擬： | 3.3V |
| 電壓 - 電源，數(shù)字： | 3.3V |
| 封裝/外殼： | 100-LQFP |
| 供應(yīng)商設(shè)備封裝： | 100-LQFP（14x14） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當(dāng)前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
AD9878
Rev. A | Page 29 of 36
ADC VOLTAGE REFERENCES
The AD9878 has three independent internal references for its
10-bit and 12-bit ADCs. Both 12-bit and 10-bit ADCs are
designed for 2 V p-p input voltages and have their own internal
reference. Figure 29 shows the proper connections of the REFT
and REFB reference pins. External references might be necessary
for systems that require high accuracy gain matching between
ADCs, or for improvements in temperature drift and noise
characteristics. External references REFT and REFB must be
centered at AVDD/2, with offset voltages as specified by the
following equations:
V
5
.
0
2
:
12
,
10
+
AVDD
REFT
V
5
.
0
2
:
12
,
10
AVDD
REFT
A differential level of 1 V between the reference pins results in a
2 V p-p ADC input level AIN. Internal reference sources can be
powered down when external references are used (Address 0x02).
VIDEO INPUT
For sampling video-type waveforms, such as NTSC and PAL
signals, the video input channel provides black-level clamping.
Figure 37 shows the circuit configuration for using the video
channel input (Pin 98). An external blocking capacitor is used
with the on-chip video clamp circuit to level-shift the input signal
to a desired reference point. The clamp circuit automatically
senses the most negative portion of the input signal and adjusts
the voltage across the input capacitor. This forces the black level
of the input signal to be equal to the value programmed in the
clamp level register (Register Address 0x07).
By default, the video input is disabled and disconnected from
both ADCs. By setting Register 0x07, Bit 7 = 1, the video input
is enabled and connected to the ADC input as determined by
the state of Reg 0x03, Bit 6 ( 0= ADC12A connected, 1 =
ADC12B connected.)
2mA
VIDEO INPUT
0.1
F
CLAMP LEVEL + FS/2
CLAMP LEVEL
AD9878
OFFSET
BUFFER
12
+
–
DAC
ADC
LPF
CLAMP
LEVEL
03277-021
Figure 37. Video Clamp Circuit Input
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9879BSZ | IC PROCESSOR FRONT END 100MQFP |
| AD9901KQ | IC PHASE/FREQ DISCRIMR 14-CDIP |
| AD9920ABBCZRL | IC PROCESSOR CCD 12BIT 105CSPBGA |
| AD9978BCPZRL | IC PROCESSOR CCD 14BIT 40-LFCSP |
| ADADC71KD | IC ADC 16BIT HIGH RES 32-CDIP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9878-EB | 制造商:Analog Devices 功能描述:EVAL KIT FOR MIXED-SGNL FRONT END FOR BROADBAND APPLICATIONS - Bulk |
| AD9879 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Mixed-Signal Front End Set-Top Box, Cable Modem |
| AD9879_05 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Mixed-Signal Front End Set-Top Box, Cable Modem |
| AD9879BS | 制造商:Analog Devices 功能描述: |
| AD9879BSZ | 功能描述:IC PROCESSOR FRONT END 100MQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率（瓦特）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN（5x5） 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。