- 您現(xiàn)在的位置：買賣IC網 > PDF目錄1988 > AD9878BSTZ (Analog Devices Inc)IC FRONT-END MIXED-SGNL 100-LQFP PDF資料下載
參數(shù)資料
| 型號： | AD9878BSTZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 10/36頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FRONT-END MIXED-SGNL 100-LQFP |
| 產品變化通告： | AD9878BSTZ Discontinuation 21/Nov/2011 |
| 標準包裝： | 1 |
| 位數(shù)： | 12 |
| 通道數(shù)： | 4 |
| 功率（瓦特）： | 673mW |
| 電壓 - 電源，模擬： | 3.3V |
| 電壓 - 電源，數(shù)字： | 3.3V |
| 封裝/外殼： | 100-LQFP |
| 供應商設備封裝： | 100-LQFP（14x14） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
AD9878
Rev. A | Page 18 of 36
SERIAL INTERFACE FOR REGISTER CONTROL
The AD9878 serial port is a flexible, synchronous, serial
communications port that allows easy interface to many
industry-standard microcontrollers and microprocessors.
The interface allows read/write access to all registers that
configure the AD9878. Single or multiple byte transfers are
supported. Also, the interface can be programmed to read words
either MSB first or LSB first. The AD9878 serial interface port
I/O can be configured to have one bidirectional I/O (SDIO)
pin, or two unidirectional I/O (SDIO/SDO) pins.
GENERAL OPERATION OF THE SERIAL INTERFACE
There are two phases of a communication cycle with the AD9878.
Phase 1 is the instruction cycle, which is the writing of an in-
struction byte into the AD9878, coincident with the first eight
SCLK rising edges. The instruction byte provides the AD9878
serial port controller with information regarding the data transfer
cycle, which is Phase 2 of the communication cycle.
The Phase 1 instruction byte defines whether the upcoming data
transfer is a read or write, the number of bytes in the data transfer,
and the starting register address for the first byte of the data
transfer. The first eight SCLK rising edges of each communication
cycle are used to write the instruction byte into the AD9878.
The eight remaining SCLK edges are for Phase 2 of the commu-
nication cycle. Phase 2 is the actual data transfer between the
AD9878 and the system controller. Phase 2 of the communication
cycle is a transfer of one to four data bytes, as determined by the
instruction byte. Normally, using one multibyte transfer is the
preferred method. However, single-byte data transfers are useful
to reduce CPU overhead when register access requires only one
byte. Registers change immediately upon writing to the last bit
of each transfer byte.
INSTRUCTION BYTE
The R/W bit of the instruction byte determines whether a read
or a write data transfer occurs after the instruction byte write.
Logic high indicates a read operation; logic low indicates a write
operation. The [N1:N0] bits determine the number of bytes to
be transferred during the data transfer cycle. The bit decodes
and Figure 20.
Table 8. Instruction Byte Information
MSB 17
16
15
14
13
12
11
LSB 10
R/W
N1
N0
A4
A3
A2
A1
A0
Table 9. Bit Decodes
N1
N0
Description
0
Transfer 1 byte
0
1
Transfer 2 bytes
1
0
Transfer 3 bytes
1
Transfer 4 bytes
Bits [A4:A0] determine which register is accessed during the
data transfer portion of the communication cycle. For multi-
byte transfers, this address is the starting byte address. The
remaining register addresses are generated by the AD9878.
03277-005
SCLK
INSTRUCTION BIT 7
INSTRUCTION BIT 6
tSCLK
tDH
tPWL
tPWH
tDS
SDIO
CS
tDS
Figure 19. Timing Diagram for Register Write
03277-006
SCLK
SDIO
SDO
CS
DATA BIT N
tDV
Figure 20. Timing Diagram for Register Read
SERIAL INTERFACE PORT PIN DESCRIPTIONS
SCLK—Serial Clock. The serial clock pin is used to synchronize
data transfers from the AD9878 and to run the serial port state
machine. The maximum SCLK frequency is 15 MHz. Input data
to the AD9878 is sampled up on the rising edge of SCLK. Output
data changes upon the falling edge of SCLK.
CS—Chip Select. Active low input starts and gates a commu-
nication cycle. It allows multiple devices to share a common
serial port bus. The SDO and SDIO pins go into a high impedance
state when CS is high. Chip select should stay low during the
entire communication cycle.
SDIO—Serial Data I/O. Data is always written into the AD9878
on this pin. However, this pin can be used as a bidirectional
data line. The configuration of this pin is controlled by Bit 7 of
Register 0x00. The default is Logic 0, which configures the SDIO
pin as unidirectional.
SDO—Serial Data Out. Data is read from this pin for protocols
that use separate lines for transmitting and receiving data. In
the case where the AD9878 operates in a single bidirectional
I/O mode, this pin does not output data and is set to a high
impedance state.
相關PDF資料 |
PDF描述 |
|---|---|
| AD9879BSZ | IC PROCESSOR FRONT END 100MQFP |
| AD9901KQ | IC PHASE/FREQ DISCRIMR 14-CDIP |
| AD9920ABBCZRL | IC PROCESSOR CCD 12BIT 105CSPBGA |
| AD9978BCPZRL | IC PROCESSOR CCD 14BIT 40-LFCSP |
| ADADC71KD | IC ADC 16BIT HIGH RES 32-CDIP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD9878-EB | 制造商:Analog Devices 功能描述:EVAL KIT FOR MIXED-SGNL FRONT END FOR BROADBAND APPLICATIONS - Bulk |
| AD9879 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Mixed-Signal Front End Set-Top Box, Cable Modem |
| AD9879_05 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Mixed-Signal Front End Set-Top Box, Cable Modem |
| AD9879BS | 制造商:Analog Devices 功能描述: |
| AD9879BSZ | 功能描述:IC PROCESSOR FRONT END 100MQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率（瓦特）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤 供應商設備封裝:32-QFN（5x5） 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復。