- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1988 > AD9878BSTZ (Analog Devices Inc)IC FRONT-END MIXED-SGNL 100-LQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9878BSTZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 15/36頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FRONT-END MIXED-SGNL 100-LQFP |
| 產(chǎn)品變化通告： | AD9878BSTZ Discontinuation 21/Nov/2011 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 位數(shù)： | 12 |
| 通道數(shù)： | 4 |
| 功率（瓦特）： | 673mW |
| 電壓 - 電源，模擬： | 3.3V |
| 電壓 - 電源，數(shù)字： | 3.3V |
| 封裝/外殼： | 100-LQFP |
| 供應(yīng)商設(shè)備封裝： | 100-LQFP（14x14） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
AD9878
Rev. A | Page 22 of 36
been pulse shaped, there is an additional concern. Typically,
pulse shaping is applied to the baseband data via a filter with a
raised cosine response. In such cases, an α value is used to modify
the bandwidth of the data, where the value of α is such that
.
1
0
<
α
<
A value of 0 causes the data bandwidth to correspond to the
Nyquist bandwidth. A value of 1 causes the data bandwidth to
be extended to twice the Nyquist bandwidth. Thus, with 2× over-
sampling of the baseband data and α = 1, the Nyquist bandwidth
of the data corresponds with the I/Q Nyquist bandwidth. As stated
earlier, this results in problems near the upper edge of the data
bandwidth due to the frequency response of the filters. The
maximum value of α that can be implemented is 0.45, because the
data bandwidth becomes
(
)
NYQ
f
725
.
0
1
2
1
=
α
+
which puts the data bandwidth at the extreme edge of the flat
portion of the filter response.
If a particular application requires an α value between 0.45 and 1,
the user must oversample the baseband data by at least a factor of
4. Over the frequency range of the data to be transmitted, the
combined HBF 1, HBF 2, and CIC filters introduce a worst-case
droop of less than 0.2 dB.
FREQUENCY RELATIVE TO I/Q NYQ BW
MAGNITUDE
(dB)
0
0.1
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
–6
–5
–4
–3
–2
–1
0
1
1.0
03277-009
Figure 25. Cascaded Filter Pass Band
DIGITAL UPCONVERTER
The digital quadrature modulator stage following the CIC filters
is used to frequency shift (upconvert) the baseband spectrum of
the incoming data stream to the desired carrier frequency. The
carrier frequency is controlled numerically by a direct digital
synthesizer (DDS). The DDS uses the internal system clock
(fSYSCLK) to generate the desired carrier frequency with a high
degree of precision. The carrier is applied to the I and Q
multipliers in a quadrature fashion (90° phase offset) and
summed to yield a data stream that is the modulated carrier. The
modulated carrier becomes the 12-bit sample sent to the DAC.
Tx SIGNAL LEVEL CONSIDERATIONS
The quadrature modulator itself introduces a maximum gain of
3 dB in signal level. To visualize this, assume that both the I and
Q data are fixed at the maximum possible digital value, x. Then,
the output of the modulator, z, is
( )
[
]
t
x
t
x
z
ω
ω
=
sin
cos
Q
XZ
X
I
03277-010
Figure 26. 16-Quadrature Modulation
It can be shown that |z| assumes a maximum value of
2
x
z
=
+
=
(a gain of +3 dB). However, if the
same number of bits represent |z| and x, an overflow occurs.
To prevent this, an effective 3 dB attenuation is internally
implemented on the I and Q data path:
x
z
=
+
=
2
1
2
1
The following example assumes a peak rms level of 10 dB:
LSBs
2000
dB
2
.
0
LSBs
2047
±
=
±
=
Value
Input
Component
Symbol
Maximum
()
rms
LSBs
1265
dB
6
LSBs
2000
=
±
=
rms
Peak
Value
RMS
Input
Complex
Maximum
The maximum complex input rms value calculation uses both
I and Q symbol components that add a factor of two (6 dB)
to the formula. Table 10 shows typical I-Q input test signals
with amplitude levels related to 12-bit full scale (FS).
Table 10. I-Q Input Test Signals
Analog
Output
Digital Input
Input Level
Modulator
Output Level
Single Tone
I = cos(f)
FS 0.2 dB
FS 3.0 dB
(fC f)
Q = cos(f + 90°)
= sin(f)
FS 0.2 dB
Single Tone
I = cos(f)
FS 0.2 dB
FS 3.0 dB
(fC + f)
Q = cos(f + 270°)
= +sin(f)
FS 0.2 dB
Dual Tone
I = cos(f)
FS 0.2 dBFS
FS 0.2 dB
FS
(fC ± f)
Q = cos(f + 180°)
= cos(f) or
Q = +cos(f)
FS 0.2 dB
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9879BSZ | IC PROCESSOR FRONT END 100MQFP |
| AD9901KQ | IC PHASE/FREQ DISCRIMR 14-CDIP |
| AD9920ABBCZRL | IC PROCESSOR CCD 12BIT 105CSPBGA |
| AD9978BCPZRL | IC PROCESSOR CCD 14BIT 40-LFCSP |
| ADADC71KD | IC ADC 16BIT HIGH RES 32-CDIP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9878-EB | 制造商:Analog Devices 功能描述:EVAL KIT FOR MIXED-SGNL FRONT END FOR BROADBAND APPLICATIONS - Bulk |
| AD9879 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Mixed-Signal Front End Set-Top Box, Cable Modem |
| AD9879_05 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Mixed-Signal Front End Set-Top Box, Cable Modem |
| AD9879BS | 制造商:Analog Devices 功能描述: |
| AD9879BSZ | 功能描述:IC PROCESSOR FRONT END 100MQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率（瓦特）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN（5x5） 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。