- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1894 > AD9849AKSTZRL (Analog Devices Inc)IC CCD SIGNAL PROC 12BIT 48LQFP PDF資料下載
參數(shù)資料
| 型號： | AD9849AKSTZRL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 3/32頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CCD SIGNAL PROC 12BIT 48LQFP |
| 標準包裝： | 2,000 |
| 類型： | CCD 信號處理器，12 位 |
| 輸入類型： | 邏輯 |
| 輸出類型： | 邏輯 |
| 接口： | 3 線串口 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-LQFP |
| 供應(yīng)商設(shè)備封裝： | 48-LQFP（7x7） |
| 包裝： | 帶卷 (TR) |
第1頁第2頁當前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
REV. A
AD9848/AD9849
–11–
SYSTEM OVERVIEW
CCD
SERIAL
INTERFACE
DOUT
HD, VD
CLI
DIGITAL IMAGE
PROCESSING
ASIC
V-DRIVER
V1–V4, VSG1–VSG8, SUBCK
H1–H4, RG
CCDIN
AD9848/AD9849
INTEGRATED
AFE+TD
Figure 1a. Typical Application (Internal Mode)
CCD
SERIAL
INTERFACE
DOUT
HD, VD
CLI
PBLK
HBLK
CLPDM
CLPOB
DIGITAL IMAGE
PROCESSING
ASIC
V-DRIVER
V1–V4, VSG1–VSG8, SUBCK
H1–H4, RG
CCDIN
AD9848/AD9849
INTEGRATED
AFE+TD
Figure 1b. Typical Application (External Mode)
Figures 1a and 1b show the typical system application diagrams
for the AD9848/AD9849. The CCD output is processed by the
AD9848/AD9849’s AFE circuitry, which consists of a CDS,
PxGA, VGA, black level clamp, and A/D converter. The
digitized pixel information is sent to the digital image
processor chip, where all post-processing and compression
occurs. To operate the CCD, CCD timing parameters are
programmed into the AD9848/AD9849 from the image
processor, through the 3-wire serial interface. From the system
master clock, CLI, provided by the image processor, the
AD9848/AD9849 generates the high speed CCD clocks and all
internal AFE clocks. All AD9848/AD9849 clocks are
synchronized with VD and HD.
Figure 1a shows the AD9848/AD9849 used in Internal Mode, in
which all the horizontal pulses (CLPOB, CLPDM, PBLK,
and HBLK) are programmed and generated internally. Figure 1b
shows the AD9848/AD9849 operating in External Mode, in
which the horizontal pulses are supplied externally by the
image processor.
The H-drivers for H1–H4 and RG are included in the AD9848/
AD9849, allowing these clocks to be directly connected to the
CCD. H-drive voltage of 5 V is supported in the AD9849.
Figure 2 shows the horizontal and vertical counter dimensions
for the AD9848/AD9849. All internal horizontal clocking is
programmed using these dimensions to specify line and
pixel locations.
MAXIMUM FIELD DIMENSIONS
12-BIT HORIZONTAL = 4096 PIXELS MAX
12-BIT VERTICAL = 4096 LINES MAX
Figure 2. Vertical and Horizontal Counters
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9850BRS | IC DDS DAC W/COMP 125MHZ 28-SSOP |
| AD9851BRS | IC DDS DAC W/COMP 180MHZ 28-SSOP |
| AD9852ASVZ | IC DDS SYNTHESIZER CMOS 80-TQFP |
| AD9854ASTZ | IC DDS QUADRATURE CMOS 80-LQFP |
| AD9858BSVZ | IC DDS DAC 10BIT 1GSPS 100-TQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9849KST | 制造商:Rochester Electronics LLC 功能描述:12 BIT 25 MSPS 5V AFE & T - Tape and Reel 制造商:Analog Devices 功能描述: |
| AD9849KSTRL | 制造商:Analog Devices 功能描述:12 BIT 25 MSPS 5V AFE & T - Tape and Reel |
| AD9850 | 制造商:AD 制造商全稱:Analog Devices 功能描述:CMOS, 125 MHz Complete DDS Synthesizer |
| AD9850/CGPCB | 制造商:Analog Devices 功能描述:NCO/DDS, CMOS, 125MHZ COMPLETE DDS SYNTHESIZER - Bulk |
| AD9850/FSPCB | 制造商:Analog Devices 功能描述:EVALUATION BOARD FOR NCO/DDS, CMOS, 125MHZ COMPLETE DDS SYNTHESIZER 制造商:Analog Devices 功能描述:NCO/DDS, CMOS, 125MHZ COMPLETE DDS SYNTHESIZER - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。