tID t
參數(shù)資料
型號: AD9846AJSTZRL
廠商: Analog Devices Inc
文件頁數(shù): 24/24頁
文件大?。?/td> 0K
描述: IC CCD SIGNAL PROC 10BIT 48LQFP
產(chǎn)品變化通告: Product Discontinuance 27/Oct/2011
標準包裝: 2,000
類型: CCD 信號處理器,10 位
輸入類型: 邏輯
輸出類型: 邏輯
接口: 3 線串口
安裝類型: 表面貼裝
封裝/外殼: 48-LQFP
供應商設備封裝: 48-LQFP(7x7)
包裝: 帶卷 (TR)
REV. 0
AD9846A
–9–
CCD-MODE AND AUX MODE TIMING
N
N+1
N+2
N+9
N+10
tID
tS1
tS2
tCP
tINH
tOD
tH
N–10
N–9N–8N–1N
NOTES:
1. RECOMMENDED PLACEMENT FOR DATACLK RISING EDGE IS BETWEEN THE SHD RISING EDGE AND NEXT SHP FALLING EDGE.
2. CCD SIGNAL IS SAMPLED AT SHP AND SHD RISING EDGES.
SHP
SHD
DATACLK
OUTPUT
DATA
CCD
SIGNAL
Figure 5. CCD-Mode Timing
CCD
SIGNAL
EFFECTIVE PIXELS
CLPOB
CLPDM
OPTICAL BLACK PIXELS
HORIZONTAL
BLANKING
DUMMY PIXELS
EFFECTIVE PIXELS
PBLK
NOTES:
1. CLPOB AND CLPDM WILL OVERWRITE PBLK. PBLK WILL NOT AFFECT CLAMP OPERATION IF OVERLAPPING CLPDM AND/OR CLPOB.
2. PBLK SIGNAL IS OPTIONAL.
3. DIGITAL OUTPUT DATA WILL BE ALL ZEROS DURING PBLK. OUTPUT DATA LATENCY IS 9 DATACLK CYCLES.
OUTPUT
DATA
EFFECTIVE PIXEL DATA
OB PIXEL DATA
DUMMY BLACK
EFFECTIVE DATA
Figure 6. Typical CCD-Mode Line Clamp Timing
DATACLK
OUTPUT
DATA
VIDEO
SIGNAL
N
N+1
N+2
N+8
N+9
N–10
N–9N–8N–1N
tID
tCP
tOD
tH
N+10
Figure 7. AUX-Mode Timing
相關PDF資料
PDF描述
AD9847AKSTZRL IC CCD SIGNAL PROC 10BIT 48-LQFP
AD9849AKSTZRL IC CCD SIGNAL PROC 12BIT 48LQFP
AD9850BRS IC DDS DAC W/COMP 125MHZ 28-SSOP
AD9851BRS IC DDS DAC W/COMP 180MHZ 28-SSOP
AD9852ASVZ IC DDS SYNTHESIZER CMOS 80-TQFP
相關代理商/技術參數(shù)
參數(shù)描述
AD9846-EB 制造商:Analog Devices 功能描述:12 BIT 30 MHZ AFE NO PXGA - Bulk
AD9847 制造商:AD 制造商全稱:Analog Devices 功能描述:10-Bit 40 MSPS CCD Signal Processor with Integrated Timing Driver
AD9847AKCPZ 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述:
AD9847AKCPZRL 制造商:Analog Devices 功能描述:DISPLAY DRVR, 10-BIT 40MSPS CCD SGNL PROCESSOR W/ INTEGRATED - Tape and Reel
AD9847AKST 制造商:Analog Devices 功能描述:AFE VID 1ADC 10-BIT 3V/3V/3.3V/3.3V/3.3V/3.3V/3.3V/5V/5V 48L - Trays