- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1894 > AD9846AJSTZRL (Analog Devices Inc)IC CCD SIGNAL PROC 10BIT 48LQFP PDF資料下載
參數(shù)資料
| 型號： | AD9846AJSTZRL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 10/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CCD SIGNAL PROC 10BIT 48LQFP |
| 產(chǎn)品變化通告： | Product Discontinuance 27/Oct/2011 |
| 標(biāo)準(zhǔn)包裝： | 2,000 |
| 類型： | CCD 信號處理器，10 位 |
| 輸入類型： | 邏輯 |
| 輸出類型： | 邏輯 |
| 接口： | 3 線串口 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-LQFP |
| 供應(yīng)商設(shè)備封裝： | 48-LQFP（7x7） |
| 包裝： | 帶卷 (TR) |
REV. 0
AD9846A
–18–
RR
Gb
Gr
BB
CCD: PROGRESSIVE BAYER
LINE0
GAIN0, GAIN1, GAIN0, GAIN1 ...
RR
Gr
Gb
BB
LINE1
LINE2
GAIN2, GAIN3, GAIN2, GAIN3 ...
GAIN0, GAIN1, GAIN0, GAIN1 ...
MOSAIC SEPARATE COLOR
STEERING MODE
Figure 26. CCD Color Filter Example: Progressive Scan
LINE0
GAIN0, GAIN1, GAIN0, GAIN1 ...
RR
Gr
LINE1
LINE2
GAIN0, GAIN1, GAIN0, GAIN1 ...
Gb
BB
LINE0
GAIN2, GAIN3, GAIN2, GAIN3 ...
LINE1
LINE2
GAIN2, GAIN3, GAIN2, GAIN3 ...
CCD: INTERLACED BAYER
EVEN FIELD
VD SELECTED COLOR
STEERING MODE
ODD FIELD
Gb
BB
Gb
BB
Gb
BB
RR
Gr
RR
Gr
RR
Gr
Figure 27. CCD Color Filter Example: Interlaced
The same Bayer pattern can also be interlaced, and the VD
Selected mode should be used with this type of CCD (see Fig-
ure 27). The Color Steering performs the proper multiplexing of
the R, G, and B gain values (loaded into the PxGA gain regis-
ters), and is synchronized by the user with vertical (VD) and
horizontal (HD) sync pulses. For more detailed information, see
the PxGA Timing section. The PxGA gain for each of the four
channels is variable from –2 dB to +10 dB, controlled in 64 steps
through the serial interface. The PxGA gain curve is shown in
Figure 28.
PxGA GAIN REGISTER CODE
10
32
PxGA
GAIN
–
dB
40
48
56
0
8
16
24
31
8
6
4
2
0
–2
(100000)
(011111)
Figure 28. PxGA Gain Curve
Variable Gain Amplier
The VGA stage provides a gain range of 2 dB to 36 dB, program-
mable with 10-bit resolution through the serial digital interface.
Combined with 4 dB from the PxGA stage, the total gain range
for the AD9846A is 6 dB to 40 dB. The minimum gain of 6 dB
is needed to match a 1 V input signal with the ADC full-scale
range of 2 V. When compared to 1 V full-scale systems (such as
ADI’s AD9803), the equivalent gain range is 0 dB to 34 dB.
The VGA gain curve is divided into two separate regions. When
the VGA Gain Register code is between 0 and 511, the curve
follows a (1 + x)/(1 – x) shape, which is similar to a “l(fā)inear-in-
dB” characteristic. From code 512 to code 1023, the curve follows
a “l(fā)inear-in-dB” shape. The exact VGA gain can be calculated
for any Gain Register value by using the following two equations:
Code Range
Gain Equation (dB)
0–511
Gain = 20 log10 ([658 + code]/[658 – code]) – 0.4
512 –1023
Gain = (0.0354)(code) – 0.4
As shown in the CCD Mode Specications, only the VGA gain
range from 2 dB to 36 dB has tested and guaranteed accuracy.
This corresponds to a VGA gain code range of 91 to 1023. The
Gain Accuracy Specications also include the PxGA gain of 4 dB,
for a total gain range of 6 dB to 40 dB.
VGA GAIN REGISTER CODE
36
0
VGA
GAIN
–
dB
127
255
383
511
639
767
895
1023
30
24
18
12
6
0
Figure 29. VGA Gain Curve (Gain from PxGA Not Included)
Optical Black Clamp
The optical black clamp loop is used to remove residual offsets
in the signal chain, and to track low-frequency variations in the
CCD’s black level. During the optical black (shielded) pixel
interval on each line, the ADC output is compared with a xed
black level reference, selected by the user in the Clamp Level
Register. Any value between 0 LSB and 64 LSB may be pro-
grammed, with 8-bit resolution. The resulting error signal is
ltered to reduce noise, and the correction value is applied to
the ADC input through a D/A converter. Normally, the opti-
cal black clamp loop is turned on once per horizontal line,
but this loop can be updated more slowly to suit a particular
application. If external digital clamping is used during the post
processing, the AD9846A’s optical black clamping may be disabled
using Bit D5 in the Operation Register (see Serial Interface
Timing and Internal Register Description section). When the
loop is disabled, the Clamp Level Register may still be used
to provide programmable offset adjustment.
Horizontal timing is shown in Figure 6. The CLPOB pulse
should be placed during the CCD’s optical black pixels. It is
recommended that the CLPOB pulse duration be at least 20
pixels wide to minimize clamp noise. Shorter pulsewidths may be
used, but clamp noise may increase, and the ability to track
low-frequency variations in the black level will be reduced.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9847AKSTZRL | IC CCD SIGNAL PROC 10BIT 48-LQFP |
| AD9849AKSTZRL | IC CCD SIGNAL PROC 12BIT 48LQFP |
| AD9850BRS | IC DDS DAC W/COMP 125MHZ 28-SSOP |
| AD9851BRS | IC DDS DAC W/COMP 180MHZ 28-SSOP |
| AD9852ASVZ | IC DDS SYNTHESIZER CMOS 80-TQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9846-EB | 制造商:Analog Devices 功能描述:12 BIT 30 MHZ AFE NO PXGA - Bulk |
| AD9847 | 制造商:AD 制造商全稱:Analog Devices 功能描述:10-Bit 40 MSPS CCD Signal Processor with Integrated Timing Driver |
| AD9847AKCPZ | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述: |
| AD9847AKCPZRL | 制造商:Analog Devices 功能描述:DISPLAY DRVR, 10-BIT 40MSPS CCD SGNL PROCESSOR W/ INTEGRATED - Tape and Reel |
| AD9847AKST | 制造商:Analog Devices 功能描述:AFE VID 1ADC 10-BIT 3V/3V/3.3V/3.3V/3.3V/3.3V/3.3V/5V/5V 48L - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。