- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375248 > AD9772AAST (ANALOG DEVICES INC) 14-Bit, 160 MSPS TxDAC+ with 2x Interpolation Filter PDF資料下載
參數(shù)資料
| 型號： | AD9772AAST |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | DAC |
| 英文描述： | 14-Bit, 160 MSPS TxDAC+ with 2x Interpolation Filter |
| 中文描述： | PARALLEL, WORD INPUT LOADING, 0.011 us SETTLING TIME, 14-BIT DAC, PQFP48 |
| 封裝： | MS-026BBC, LQFP-48 |
| 文件頁數(shù)： | 11/32頁 |
| 文件大?。?/td> | 596K |
| 代理商： | AD9772AAST |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
REV. A
AD9772A
–11–
FUNCTIONAL DESCRIPTION
Figure 4 shows a simplified block diagram of the AD9772A.
The AD9772A is a complete, 2 oversampling, 14-bit DAC that
includes a 2
interpolation filter, a phase-locked loop (PLL)
clock multiplier and a 1.20 V bandgap voltage reference. While
the AD9772A
’
s digital interface can support input data rates as
high as 160 MSPS, its internal DAC can operate up to 400 MSPS,
thus providing direct IF conversion capabilities. The 14-bit DAC
provides two complementary current outputs whose full-scale
current is determined by an external resistor. The AD9772A
features a flexible, low jitter, differential clock input providing
excellent noise rejection while accepting a sine wave input. An
on-chip PLL clock multiplier produces all of the necessary
synchronized clocks from an external reference clock source.
Separate supply inputs are provided for each functional block to
ensure optimum noise and distortion performance. A SLEEP
mode is also included for power savings.
14-BIT DAC
2 FIR
INTER-
POLATION
FILTER
EDGE-
TRIGGERED
LATCHES
CLOCK DISTRIBUTION
AND MODE SELECT
2 /4
MUX
CONTROL
FILTER
CONTROL
1 /2
1
PLL CLOCK
MULTIPLIER
+1.2V REFERENCE
AND CONTROL AMP
AD9772A
CLKCOM
CLKVDD
MOD0 MOD1 RESET
PLLLOCK
DIV0 DIV1
CLK+
CLK
–
DATA
INPUTS
(DB13...
DB0)
SLEEP
DCOM DVDD
ACOM AVDD
REFLO
PLLCOM
LPF
PLLVDD
I
OUTA
I
OUTB
REFIO
FSADJ
ZERO
STUFF
MUX
Figure 4. Functional Block Diagram
Preceding the 14-bit DAC is a 2
digital interpolation filter that
can be configured for a low-pass (i.e., baseband mode) or high-
pass (i.e., direct IF mode) response. The input data is latched
into the edge-triggered input latches on the rising edge of the
differential input clock as shown in Figure 1a and then interpo-
lated by a
factor of two
by the digital filter. For traditional baseband
applications, the 2
interpolation filter has a low-pass response.
For direct IF applications, the filter
’
s response can be converted
into a high-pass response to extract the higher image. The output
data of the 2
interpolation filter can update the 14-bit DAC
directly or undergo a
“
zero-stuffing
”
process to increase the DAC
update rate by another
factor of two
. This action enhances the
relative signal level and passband flatness of the higher images.
DIGITAL MODES OF OPERATION
The AD9772A features four different digital modes of operation
controlled by the digital inputs, MOD0 and MOD1. MOD0
controls the 2
digital filter
’
s response (i.e., low-pass or high-
pass), while MOD1 controls the
“
zero-stuffing
”
option. The
selected mode as shown in Table II will depend on whether the
application requires the reconstruction of a baseband or IF signal.
Table II. Digital Modes
Digital
Mode
Digital
Filter
Zero-
Stuffing
MOD0
MOD1
Baseband
Baseband
Direct IF
Direct IF
0
0
1
1
0
1
0
1
Low
Low
High
High
No
Yes
No
Yes
Applications requiring the highest dynamic range over a wide
bandwidth should consider operating the AD9772A in a baseband
mode. Note, the
“
zero-stuffing
”
option can also be used in this
mode although the ratio of signal to image power will be reduced.
Applications requiring the synthesis of IF signals should con-
sider operating the AD9772A in a Direct IF mode. In this case,
the
“
zero-stuffing
”
option should be considered when synthesiz-
ing and selecting IFs beyond the input data rate, f
DATA
. If the
reconstructed IF falls below f
DATA
, the
“
zero-stuffing
”
option
may or may not be beneficial. Note, the dynamic range (i.e.,
SNR/SFDR) is also optimized by disabling the PLL Clock Mul-
tiplier (i.e., PLLVDD to PLLCOM) and using an external low
jitter clock source operating at the DAC update rate, f
DAC
.
2 Interpolation Filter Description
The 2
interpolation filter is based on a 43-tap half-band sym-
metric FIR topology that can be configured for a low- or
high-pass response, depending on the state of the MOD0
control input. The low-pass response is selected with MOD0
LOW while the high-pass response is selected with MOD0
HIGH. The low-pass frequency and impulse response of the
half-band interpolation filter are shown in Figures 2a and 2b,
while Table I lists the idealized filter coefficients. Note, a FIR
filter
’
s impulse response is also represented by its idealized
filter coefficients.
The 2
×
interpolation filter essentially multiplies the input data
rate to the DAC by a factor of two, relative to its original input
data rate, while simultaneously reducing the magnitude of the
first image associated with the original input data rate occurring
at f
DATA
–
f
FUNDAMENTAL
. Note, as a result of the 2 interpola-
tion, the digital filter
’
s frequency response is uniquely defined
over its Nyquist zone of dc to f
DATA
, with mirror images occur-
ring in adjacent Nyquist zones.
The benefits of an interpolation filter are clearly seen in Fig-
ure 5, which shows an example of the frequency and time
domain representation of a discrete time sine wave signal before
and after it is applied to the 2
digital interpolation filter in a
low-pass configuration. Images of the sine wave signal appear
around multiples of the DAC
’
s input data rate (i.e., f
DATA
) as
predicted by sampling theory. These undesirable images will
also appear at the output of a reconstruction DAC, although
attenuated by the DAC
’
s sin(x)/x roll-off response.
In many bandlimited applications, the images from the recon-
struction process must be suppressed by an analog filter following
the DAC. The complexity of this analog filter is typically deter-
mined by the proximity of the desired fundamental to the first
image and the required amount of image suppression. Adding to
the complexity of this analog filter may be the requirement of
compensating for the DAC
’
s sin(x)/x response.
相關PDF資料 |
PDF描述 |
|---|---|
| AD9772 | 14-Bit,150 MSPS T×DAC+TM with 2× Interpolation Filter(單電源,過采樣,14位D/A轉換器) |
| AD9773 | 12-Bit, 160 MSPS 2】/4】/8】 Interpolating Dual TxDAC+ D/A Converter |
| AD9773AST | 12-Bit, 160 MSPS 2】/4】/8】 Interpolating Dual TxDAC+ D/A Converter |
| AD9773EB | 12-Bit, 160 MSPS 2】/4】/8】 Interpolating Dual TxDAC+ D/A Converter |
| AD9774AS | 14-Bit, 32 MSPS TxDAC⑩ with 4x Interpolation Filters |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD9772AASTRL | 制造商:Analog Devices 功能描述:DAC 1-CH Segment 14-bit 48-Pin LQFP T/R |
| AD9772AASTZ | 功能描述:IC DAC 14BIT 160MSPS 48-LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:TxDAC+® 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 設置時間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉換器數(shù)目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應商設備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓，單極 采樣率（每秒）:* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF) |
| AD9772AASTZRL | 功能描述:IC DAC 14BIT 160MSPS 48LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:TxDAC+® 產(chǎn)品培訓模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應商設備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| AD9772A-EB | 制造商:Analog Devices 功能描述:14 BIT DAC W/2X INTERPOLATION 制造商:Analog Devices 功能描述:DEV TOOLS, EVAL BD FOR AD9772A - Bulk |
| AD9772A-EBZ | 功能描述:BOARD EVAL FOR AD9772A RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉換器 (DAC) 系列:TxDAC+® 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
發(fā)布緊急采購，3分鐘左右您將得到回復。