- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373966 > AD974 (Analog Devices, Inc.) 4-Channel, 16-Bit, 200 kSPS Data Acquisition System PDF資料下載
參數(shù)資料
| 型號： | AD974 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 4-Channel, 16-Bit, 200 kSPS Data Acquisition System |
| 中文描述： | 4通道，16位，200 kSPS的數(shù)據(jù)采集系統(tǒng) |
| 文件頁數(shù)： | 9/20頁 |
| 文件大?。?/td> | 202K |
| 代理商： | AD974 |
REV. A
AD974
–9–
EXTERNAL DISCONTINUOUS CLOCK DATA READ
DURING CONVERSION WITH NO SYNC OUTPUT
GENERATED
Figure 5 illustrates the method by which data from conversion
“n-1” can be read during conversion “n” while using a discon-
tinuous external clock, without the generation of a SYNC out-
put. After a conversion is initiated, indicated by
BUSY
going
low, the result of the previous conversion can be read while
CS
is low and R/
C
is high. In this mode
CS
can be tied low. The
MSB will be valid on the 1st falling edge and the 2nd rising edge of
DATACLK. The LSB will be valid on the 16th falling edge and
the 17th rising edge of DATACLK. A minimum of 16 clock
pulses are required for DATACLK if the receiving device will be
latching data on the falling edge of DATACLK. A minimum of
17 clock pulses are required for DATACLK if the receiving
device will be latching data on the rising edge of DATACLK.
In this mode the data should be clocked out during the first half
of
BUSY
so not to degrade conversion performance. This re-
quires use of a 10 MHz DATACLK or greater, with data being
read out as soon as the conversion process begins.
EXTERNAL DISCONTINUOUS CLOCK DATA READ
AFTER CONVERSION WITH SYNC OUTPUT GENERATED
Figure 6 illustrates the method by which data from conver-
sion “n” can be read after the conversion is complete using a
discontinuous external clock, with the generation of a SYNC
output. What permits the generation of a SYNC output is a
transition of DATACLK while either
CS
is high or while both
CS
and R/
C
are low. After a conversion is complete, indicated
by
BUSY
returning high, the result of that conversion can be
read while
CS
is Low and R/
C
is high. In this mode
CS
can be
tied low. In Figure 6 clock pulse #0 is used to enable the gen-
eration of a SYNC pulse. The SYNC pulse is actually clocked
out approximately 40 ns after the rising edge of clock pulse #1.
The SYNC pulse will be valid on the falling edge of clock pulse
#1 and the rising edge of clock pulse #2. The MSB will be valid
on the falling edge of clock pulse #2 and the rising edge of clock
pulse #3. The LSB will be valid on the falling edge of clock
pulse #17 and the rising edge of clock pulse #18. The advan-
tage of this method of reading data is that it is not being clocked
out during a conversion and therefore conversion performance is
not degraded.
When reading data after the conversion is complete, with the
highest frequency permitted for DATACLK (15.15 MHz), the
maximum possible throughput is approximately 195 kHz and
not the rated 200 kHz.
EXT
DATACLK
R/
C
BUSY
SYNC
DATA
0
(MSB)
BIT 14
t
12
t
13
t
14
1
2
15
16
t
15
t
1
t
20
t
2
t
21
t
18
t
18
BIT 0
t
22
Figure 5. Conversion and Read Timing for Reading Previous Conversion Results During a Conversion
Using External Discontinuous Data Clock (EXT/
INT
Set to Logic High,
CS
Set to Logic Low)
EXT
DATACLK
R/
C
BUSY
SYNC
DATA
0
t
12
1
2
3
18
t
13
t
14
4
17
t
15
t
15
t
15
t
2
t
17
t
12
t
18
t
18
BIT 15
(MSB)
BIT 14
BIT 0
Figure 6. Conversion and Read Timing Using An External Discontinuous Data Clock
(EXT/
INT
Set to Logic High,
CS
Set to Logic Low)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD974AN | 4-Channel, 16-Bit, 200 kSPS Data Acquisition System |
| AD974AR | 4-Channel, 16-Bit, 200 kSPS Data Acquisition System |
| AD974BN | 4-Channel, 16-Bit, 200 kSPS Data Acquisition System |
| AD974BR | 4-Channel, 16-Bit, 200 kSPS Data Acquisition System |
| AD974BRS | 4-Channel, 16-Bit, 200 kSPS Data Acquisition System |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9740 | 制造商:AD 制造商全稱:Analog Devices 功能描述:10-Bit, 165 MSPS TxDAC D/A Converter |
| AD9740ACP | 制造商:Analog Devices 功能描述:DAC 1-CH Segment 10-bit 32-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:10 BIT 165 MSPS TXDAC D/A CONVERTER - Bulk |
| AD9740ACP-PCB | 制造商:Analog Devices 功能描述:Evaluation Board For 10Bit, 165MSPS TxDAC D/A Converters 制造商:Analog Devices 功能描述:DEV TOOLS, 10BIT, 165MSPS TXDAC D/A CNVRTRS - Bulk |
| AD9740ACP-PCBZ | 功能描述:BOARD EVAL FOR AD9740ACP RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:TxDAC® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| AD9740ACPRL7 | 制造商:Analog Devices 功能描述:DAC 1-CH Segment 10-bit 32-Pin LFCSP EP T/R |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。