參數(shù)資料
型號(hào)： AD974
廠商： Analog Devices, Inc.
英文描述： 4-Channel, 16-Bit, 200 kSPS Data Acquisition System
中文描述： 4通道，16位，200 kSPS的數(shù)據(jù)采集系統(tǒng)
文件頁(yè)數(shù)： 12/20頁(yè)
文件大?。?/td> 202K
代理商： AD974
REV. A
AD974
–12–
EXTERNAL CONTINUOUS CLOCK DATA READ DURING
CONVERSION WITH SYNC OUTPUT GENERATED
Figure 9 illustrates the method by which data from conversion
“n-1” can be read during conversion “n” while using a continu-
ous external clock with the generation of a SYNC output. What
permits the generation of a SYNC output is a transition of
DATACLK either while
CS
is high or while both
CS
and R/
C
are low.
With a continuous clock the
CS
pin cannot be tied low as it
could be with a discontinuous clock. Use of a continuous clock
while a conversion is occurring can increase the DNL and
Transition Noise.
In Figure 9 a conversion is initiated by taking R/
C
low with
CS
held low. While this condition exists a transition of DATACLK,
clock pulse #0, will enable the generation of a SYNC pulse. Less
then 83 ns after R/
C
is taken low the
BUSY
output will go low
to indicate that the conversion process has began. Figure 9
shows R/
C
then going high and after a delay of greater than
15 ns (t
15
), clock pulse #1 can be taken high to request the
SYNC output. The SYNC output will appear approximately
50 ns after this rising edge and will be valid on the falling edge
of clock pulse #1 and the rising edge of clock pulse #2. The
MSB will be valid approximately 40 ns after the rising edge of
clock pulse #2 and can be latched off either the falling edge of
clock pulse #2 or the rising edge of clock pulse #3. The LSB
will be valid on the falling edge of clock pulse #17 and the
rising edge of clock pulse #18.
Data should be clocked out during the 1st half of
BUSY
to
not degrade conversion performance. This requires use of a
10 MHz DATACLK or greater, with data being read out as
soon as the conversion process begins.
t
12
t
13
t
14
EXT
DATACLK
CS
R/
C
BUSY
SYNC
DATA
t
16
t
15
t
19
t
1
t
20
t
2
t
17
t
12
t
18
t
18
(MSB)
BIT 0
0
1
2
3
18
Figure 9. Conversion and Read Timing for Reading Previous Conversion Results During a Conversion
Using An External Continuous Data Clock (EXT/
INT
Set to Logic High)
相關(guān)PDF資料
PDF描述
AD974AN 4-Channel, 16-Bit, 200 kSPS Data Acquisition System
AD974AR 4-Channel, 16-Bit, 200 kSPS Data Acquisition System
AD974BN 4-Channel, 16-Bit, 200 kSPS Data Acquisition System
AD974BR 4-Channel, 16-Bit, 200 kSPS Data Acquisition System
AD974BRS 4-Channel, 16-Bit, 200 kSPS Data Acquisition System
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9740 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:10-Bit, 165 MSPS TxDAC D/A Converter
AD9740ACP 制造商:Analog Devices 功能描述:DAC 1-CH Segment 10-bit 32-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:10 BIT 165 MSPS TXDAC D/A CONVERTER - Bulk
AD9740ACP-PCB 制造商:Analog Devices 功能描述:Evaluation Board For 10Bit, 165MSPS TxDAC D/A Converters 制造商:Analog Devices 功能描述:DEV TOOLS, 10BIT, 165MSPS TXDAC D/A CNVRTRS - Bulk
AD9740ACP-PCBZ 功能描述:BOARD EVAL FOR AD9740ACP RoHS:是 類(lèi)別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:TxDAC® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
AD9740ACPRL7 制造商:Analog Devices 功能描述:DAC 1-CH Segment 10-bit 32-Pin LFCSP EP T/R
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*