- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373966 > AD974 (Analog Devices, Inc.) 4-Channel, 16-Bit, 200 kSPS Data Acquisition System PDF資料下載
參數(shù)資料
| 型號： | AD974 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 4-Channel, 16-Bit, 200 kSPS Data Acquisition System |
| 中文描述： | 4通道，16位，200 kSPS的數(shù)據(jù)采集系統(tǒng) |
| 文件頁數(shù)： | 10/20頁 |
| 文件大小： | 202K |
| 代理商： | AD974 |
REV. A
AD974
–10–
EXTERNAL DISCONTINUOUS CLOCK DATA READ
DURING CONVERSION WITH SYNC OUTPUT
GENERATED
Figure 7 illustrates the method by which data from conversion
“n-1” can be read during conversion “n” while using a discon-
tinuous external clock, with the generation of a SYNC output.
What permits the generation of a SYNC output is a transition of
DATACLK while either
CS
is High or while both
CS
and R/
C
are low. In Figure 7 a conversion is initiated by taking R/
C
low
with
CS
tied low. While this condition exists a transition of
DATACLK, clock pulse #0, will enable the generation of a
SYNC pulse. Less then 83 ns after R/
C
is taken low the
BUSY
output will go low to indicate that the conversion process has
begun. Figure 7 shows R/
C
then going high and after a delay of
greater than 15 ns (t
15
) clock pulse #1 can be taken high to
request the SYNC output. The SYNC output will appear ap-
proximately 40 ns after this rising edge and will be valid on the
falling edge of clock pulse #1 and the rising edge of clock pulse
#2. The MSB will be valid approximately 40 ns after the rising
edge of clock pulse #2 and can be latched off either the falling
edge of clock pulse #2 or the rising edge of clock pulse #3. The
LSB will be valid on the falling edge of clock pulse #17 and the
rising edge of clock pulse #18.
Data should be clocked out during the first half of
BUSY
to
avoid degrading conversion performance. This requires use of a
10 MHz DATACLK or greater, with data being read out as
soon as the conversion process begins.
t
12
EXT
DATACLK
R/
C
BUSY
SYNC
DATA
0
t
13
t
14
t
15
t
15
t
22
t
20
t
1
t
2
t
17
t
12
t
18
t
18
BIT 15
BIT 14
BIT 0
1
2
3
4
17
18
Figure 7. Conversion and Read Timing for Reading Previous Conversion Results During a Conversion
Using External Discontinuous Data Clock (EXT/
INT
Set to Logic High,
CS
Set to Logic Low)
相關PDF資料 |
PDF描述 |
|---|---|
| AD974AN | 4-Channel, 16-Bit, 200 kSPS Data Acquisition System |
| AD974AR | 4-Channel, 16-Bit, 200 kSPS Data Acquisition System |
| AD974BN | 4-Channel, 16-Bit, 200 kSPS Data Acquisition System |
| AD974BR | 4-Channel, 16-Bit, 200 kSPS Data Acquisition System |
| AD974BRS | 4-Channel, 16-Bit, 200 kSPS Data Acquisition System |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD9740 | 制造商:AD 制造商全稱:Analog Devices 功能描述:10-Bit, 165 MSPS TxDAC D/A Converter |
| AD9740ACP | 制造商:Analog Devices 功能描述:DAC 1-CH Segment 10-bit 32-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:10 BIT 165 MSPS TXDAC D/A CONVERTER - Bulk |
| AD9740ACP-PCB | 制造商:Analog Devices 功能描述:Evaluation Board For 10Bit, 165MSPS TxDAC D/A Converters 制造商:Analog Devices 功能描述:DEV TOOLS, 10BIT, 165MSPS TXDAC D/A CNVRTRS - Bulk |
| AD9740ACP-PCBZ | 功能描述:BOARD EVAL FOR AD9740ACP RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:TxDAC® 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| AD9740ACPRL7 | 制造商:Analog Devices 功能描述:DAC 1-CH Segment 10-bit 32-Pin LFCSP EP T/R |
發(fā)布緊急采購，3分鐘左右您將得到回復。