參數(shù)資料
型號: AD9547/PCBZ
廠商: Analog Devices Inc
文件頁數(shù): 92/104頁
文件大?。?/td> 0K
描述: BOARD EVALUATION FOR AD9547
設(shè)計(jì)資源: AD9547 Schematic
AD9574 BOM
標(biāo)準(zhǔn)包裝: 1
主要目的: 計(jì)時(shí),時(shí)鐘發(fā)生器
嵌入式:
已用 IC / 零件: AD9547
主要屬性: 2 個差分式或 4 個單端輸入
次要屬性: CMOS,LVPECL 和 LVDS 兼容
已供物品:
AD9547
Data Sheet
Rev. E | Page 88 of 104
Table 118. Lock Detectors—Profile 3
Address
Bit
Bit Name
Description
0x06DB
[7:0]
Phase lock threshold (units determinedby Register 0x06B2[7])
Phase lock threshold, Bits[7:0].
0x06DC
[7:0]
Phase lock threshold, Bits[15:8].
0x06DD
[7:0]
Phase lock fill rate
Phase lock fill rate, Bits[7:0].
0x06DE
[7:0]
Phase lock drain rate
Phase lock drain rate, Bits[7:0].
0x06DF
[7:0]
Frequency lock threshold (expressedinunits of ps)
Frequency lock threshold, Bits[7:0].
0x06E0
[7:0]
Frequency lock threshold, Bits[15:8].
0x06E1
[7:0]
Frequency lock threshold, Bits[23:16].
0x06E2
[7:0]
Frequency lock fill rate
Frequency lock fill rate, Bits[7:0].
0x06E3
[7:0]
Frequency lock drain rate
Frequency lock drain rate, Bits[7:0].
0x06E4 to 0x06FF
[7:0]
Unused
Unused.
Register0x0700 to Register0x07FF—Profile4to Profile7
Profile 4 (Register 0x0700 to Register 0x0731) is identical to Profile 0 (Register 0x0600 to Register 0x0631).
Profile 5 (Register 0x0732 to Register 0x077F) is identical to Profile 1 (Register 0x0632 to Register 0x067F).
Profile 6 (Register 0x0780 to Register 0x07B1) is identical to Profile 2 (Register 0x0680 to Register 0x06B1).
Profile 7 (Register 0x07B2 to Register 0x07FF) is identical to Profile 3 (Register 0x06B2 to Register 0x06FF).
OPERATIONAL CONTROLS (REGISTER 0x0A00 TO REGISTER 0x0A10)
Table 119. General Power-Down
Address
Bit
Bit Name
Description
0x0A00
7
Reset sans regmap
Reset internal hardware but retainprogrammedregister values.
0 (default) = normal operation.
1 = reset.
6
Unused
Unused.
5
SYSCLK power-down
Place SYSCLK input and PLL in deep sleep mode.
0 (default) = normal operation.
1 = power-down.
4
Reference power-down
Place reference clock inputs in deep sleep mode.
0 (default) = normal operation.
1 = power-down.
3
TDC power-down
Place the time-to-digital converter in deep sleep mode.
0 (default) = normal operation.
1 = power-down.
2
DAC power-down
Place the DAC in deep sleep mode.
0 (default) = normal operation.
1 = power-down.
1
Dist power-down
Place the clock distribution outputs in deep sleep mode.
0 (default) = normal operation.
1 = power-down.
0
Full power-down
Place the entire device in deep sleep mode.
0 (default) = normal operation.
1 = power-down.
相關(guān)PDF資料
PDF描述
UPA1E331MPD1TD CAP ALUM 330UF 25V 20% RADIAL
LB2518T331M INDUCTOR WOUND 330UH 30MA 1007
VI-J0T-EZ-S CONVERTER MOD DC/DC 6.5V 25W
AD9540/PCBZ BOARD EVAL CLK GEN SYNTH 48LFCSP
HCM15DSEH-S243 CONN EDGECARD 30POS .156 EYELET
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9548 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad/Octal Input Network Clock Generator/Synchronizer
AD9548/PCBZ 功能描述:BOARD EVAL FOR AD9548 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理,熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板,CD,電源
AD9548/PCBZ 制造商:Analog Devices 功能描述:Clock Generator Evaluation Board
AD9548BCPZ 功能描述:IC CLOCK GEN/SYNCHRONIZR 88LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:時(shí)鐘/頻率發(fā)生器,多路復(fù)用器 PLL:是 主要目的:存儲器,RDRAM 輸入:晶體 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:1:2 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:Digi-Reel® 其它名稱:296-6719-6
AD9548BCPZ-REEL7 功能描述:IC CLOCK GEN/SYNCHRONIZR 88LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類型:時(shí)鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時(shí)鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP (0.240",6.10mm 寬) 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件