參數(shù)資料
型號(hào): AD9524/PCBZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 39/56頁(yè)
文件大小: 0K
描述: BOARD EVAL FOR AD9524
設(shè)計(jì)資源: AD9524 Schematic
AD9524 BOM
AD9524 Gerber Files
標(biāo)準(zhǔn)包裝: 1
主要目的: 計(jì)時(shí),時(shí)鐘發(fā)生器
嵌入式:
已用 IC / 零件: AD9524
主要屬性: USB 供電或外部電源
次要屬性: 狀態(tài) LED
已供物品:
配用: AD9524BCPZ-ND - IC INTEGER-N CLCK GEN 48LFCSP
AD9524
Data Sheet
Rev. E | Page 44 of 56
Input PLL (PLL1) (Address 0x010 to Address 0x01D)
Table 35. PLL1 REFA R Divider Control
Address
Bits
Bit Name
Description
0x010
[7:0]
REFA R divider
10-bit REFA R divider, Bits[7:0] (LSB). Divide-by-1 to divide-by-1023.
00000000, 00000001: divide-by-1.
0x011
[1:0]
10-bit REFA R divider, Bits[9:8] (MSB)
Table 36. PLL1 REFB R Divider Control1
Address
Bits
Bit Name
Description
0x012
[7:0]
REFB R divider
10-bit REFB R divider, Bits[7:0] (LSB). Divide-by-1 to divide-by-1023.
00000000, 00000001: divide-by-1.
0x013
[1:0]
10-bit REFB R divider, Bits[9:8] (MSB)
1
Requires Register 0x01C, Bit 7 = 1 for division that is independent of REFA division.
Table 37. PLL1 Reference Test Divider
Address
Bits
Bit Name
Description
0x014
[7:6]
Reserved
[5:0]
REF_TEST divider
6-bit reference test divider. Divide-by-1 to divide-by-63.
000000, 000001: divide-by-1.
Table 38. PLL1 Reserved
Address
Bits
Bit Name
Description
0x015
[7:0]
Reserved
Table 39. PLL1 Feedback N Divider Control
Address
Bits
Bit Name
Description
0x016
[7:0]
PLL1 feedback N divider control
(N_PLL1)
10-bit feedback divider, Bits[7:0] (LSB). Divide-by-1 to divide-by-1023.
00000000, 00000001: divide-by-1.
0x017
[1:0]
10-bit feedback divider, Bits[1:0] (MSB)
Table 40. PLL1 Charge Pump Control
Address
Bits
Bit Name
Description
0x018
7
PLL1 charge pump tristate
Tristates the PLL1 charge pump.
[6:0]
PLL1 charge pump control
These bits set the magnitude of the PLL1 charge pump current. Granularity is ~0.5 μA
with a full-scale magnitude of ~63.5 μA.
0x019
[7:5]
Reserved
Reserved.
4
Enable SPI control of antibacklash
pulse width
Controls the functionality of Register 0x019, Bits[3:2].
0 (default): the device automatically controls the antibacklash period to high
(equivalent to Register 0x019, Bits[3:2] = 10)
1: antibacklash period defined by Register 0x019, Bits[3:2].
[3:2]
Antibacklash pulse width control
Controls the PFD antibacklash period.
00 (default): minimum.
01: low.
10: high.
11: maximum.
These bits are ineffective unless Register 0x019, Bit 4 = 1.
[1:0]
PLL1 charge pump mode
Controls the mode of the PLL1 charge pump.
00: (default) tristate.
01: pump up.
10: pump down.
11: normal.
相關(guān)PDF資料
PDF描述
V150C12E150BF CONVERTER MOD DC/DC 12V 150W
0982660986 CBL 27PS 0.5MM JMPR TYPE D 1.18"
H6MMH-3006G DIP CABLE - HDM30H/AE30G/HDM30H
TCMD-25-T-02.00-01-N CABLE ASSEM 2MM 50POS M-F 2"
GEC17DRXI-S734 CONN EDGECARD 34POS DIP .100 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9525 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Jitter Clock Generator with Eight LVPECL Outputs
AD9525/PCBZ 功能描述:時(shí)鐘和定時(shí)器開發(fā)工具 Evaluation kit 2950MHz VCO installed RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Modules 類型:Clock Conditioners 工具用于評(píng)估:LMK04100B 頻率:122.8 MHz 工作電源電壓:3.3 V
AD9525/PCBZ-VCO 功能描述:時(shí)鐘和定時(shí)器開發(fā)工具 Evaluation kit CRO29508 VCO installed RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Modules 類型:Clock Conditioners 工具用于評(píng)估:LMK04100B 頻率:122.8 MHz 工作電源電壓:3.3 V
AD9525BCPZ 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 High performance clock distributor Exter RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
AD9525BCPZ-REEL7 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 High performance clock distributor Exter RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56