參數(shù)資料
型號: AD9523-1/PCBZ
廠商: Analog Devices Inc
文件頁數(shù): 48/60頁
文件大?。?/td> 0K
描述: BOARD EVAL FOR AD9523-1
設(shè)計資源: AD9523(-1) Eval Board Schematic
AD9523(-1) BOM
AD9523(-1) Gerber Files
標準包裝: 1
主要目的: 計時,時鐘發(fā)生器
嵌入式:
已用 IC / 零件: AD9523
主要屬性: 板載 PLL 環(huán)路濾波器
次要屬性: LED 狀態(tài)指示器
已供物品:
AD9523-1
Rev. B | Page 52 of 60
Address
Bits
Bit Name
Description
0x191
[7:0]
Channel divider,
Bits[7:0] (LSB)
Division = Channel Divider Bits[9:0] + 1. For example, [9:0] = 0 is divided by 1, [9:0] = 1
is divided by 2 … [9:0] = 1023 is divided by 1024. 10-bit channel divider, Bits[7:0] (LSB).
[7:2]
Divider phase
Divider initial phase after a sync is asserted relative to the divider input clock (from the
VCO divider output). LSB = of a period of the divider input clock.
Phase = 0: no phase offset.
Phase = 1: period offset, …
Phase = 63: 31.5 period offset.
0x192
[1:0]
Channel divider, Bits[9:8] (MSB)
10-bit channel divider, Bits[9:8] (MSB).
Table 52. PLL1 Output Control (PLL1_OUT, Pin 72)
Address
Bits
Bit Name
Description
[7:5]
CLK2 select[2:0]
Bits[2:0] of the VCO divider channel select.
Bit 7 selects Channel Output 6.
Bit 6 selects Channel Output 5.
Bit 5 selects Channel Output 4.
0: VCO Divider M1.
1: VCO Divider M2.
4
PLL1 output CMOS driver
strength
CMOS driver strength.
1: weak.
0: strong.
0x1BA
[3:0]
PLL1 output divider
0000: divide-by-1.
0001: divide-by-2 (default).
0010: divide-by-4.
0100: divide-by-8.
1000: divide-by-16.
No other inputs permitted.
Table 53. PLL1 Output Channel Control
Address
Bits
Bit Name
Description
7
PLL1 output driver power-down
PLL1 output driver power-down.
[6:4]
CLK2 select[5:3]
Bits[5:3] of the VCO divider channel select.
Bit 6 selects Channel Output 9.
Bit 5 selects Channel Output 8.
Bit 4 selects Channel Output 7.
0: VCO Divider M1.
1: VCO Divider M2.
3
Route VCXO clock to
Channel 3 divider input
1: channel uses VCXO clock. Routes VCXO clock to divider input.
0: channel uses VCO divider output clock.
2
Route VCXO clock to
Channel 2 divider input
1: channel uses VCXO clock. Routes VCXO clock to divider input.
0: channel uses VCO divider output clock.
1
Route VCXO clock to
Channel 1 divider input
1: channel uses VCXO clock. Routes VCXO clock to divider input.
0: channel uses VCO divider output clock.
0x1BB
0
Route VCXO clock to
Channel 0 divider input
1: channel uses VCXO clock. Routes VCXO clock to divider input.
0: channel uses VCO divider output clock.
相關(guān)PDF資料
PDF描述
V150C5C100BF CONVERTER MOD DC/DC 5V 100W
V150C5C100BL3 CONVERTER MOD DC/DC 5V 100W
V150C5C100B3 CONVERTER MOD DC/DC 5V 100W
V150C5C100B2 CONVERTER MOD DC/DC 5V 100W
AD9512/PCBZ BOARD EVAL FOR AD9512
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9523BCPZ 功能描述:IC INTEGER-N CLCK GEN 72LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:28 系列:- 類型:時鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP (0.240",6.10mm 寬) 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件
AD9523BCPZ-REEL7 功能描述:IC INTEGER-N CLCK GEN 72LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:28 系列:- 類型:時鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP (0.240",6.10mm 寬) 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件
AD9524 制造商:AD 制造商全稱:Analog Devices 功能描述:Jitter Cleaner and Clock Generator with 6 Differential or 13 LVCMOS Outputs
AD9524/PCBZ 功能描述:BOARD EVAL FOR AD9524 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:PSoC® 主要目的:電源管理,熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板,CD,電源
AD9524BCPZ 功能描述:IC INTEGER-N CLCK GEN 48LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:28 系列:- 類型:時鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP (0.240",6.10mm 寬) 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件