- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16854 > AD9510/PCBZ (Analog Devices Inc)BOARD EVALUATION FOR AD9510 PDF資料下載
參數(shù)資料
| 型號： | AD9510/PCBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 5/56頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVALUATION FOR AD9510 |
| 設(shè)計(jì)資源： | AD9510 Eval Brd BOM AD9510 Eval Brd Schematics AD9510 Gerber Files |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 主要目的： | 計(jì)時(shí)，時(shí)鐘分配 |
| 已用 IC / 零件： | AD9510 |
| 已供物品： | 板 |
| 相關(guān)產(chǎn)品： | AD9510BCPZ-ND - IC CLOCK DIST 8OUT PLL 64LFCSP AD9510BCPZ-REEL7-ND - IC CLOCK DIST 8OUT PLL 64LFCSP |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
Data Sheet
AD9510
Rev. B | Page 13 of 56
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
CLK1 = 400 MHz
555
fs rms
Calculated from SNR of ADC method,
fC = 100 MHz with AIN = 170 MHz
Any CMOS (OUT4 to OUT7) = 100 MHz (B Output On)
Divide Ratio = 4
All LVPECL = 50 MHz
Interferer(s)
All Other CMOS = 50 MHz (B Output On)
Interferer(s)
DELAY BLOCK ADDITIVE TIME JITTER1
Incremental additive jitter1
100 MHz Output
Delay FS = 1 ns (1600 μA, 1C) Fine Adjust 00000
0.61
ps
Delay FS = 1 ns (1600 μA, 1C) Fine Adjust 11000
0.73
ps
Delay FS = 2 ns (800 μA, 1C) Fine Adjust 00000
0.71
ps
Delay FS = 2 ns (800 μA, 1C) Fine Adjust 11000
1.2
ps
Delay FS = 3 ns (800 μA, 4C) Fine Adjust 00000
0.86
ps
Delay FS = 3 ns (800 μA, 4C) Fine Adjust 11000
1.8
ps
Delay FS = 5 ns (400 μA, 4C) Fine Adjust 00000
1.2
ps
Delay FS = 5 ns (400 μA, 4C) Fine Adjust 11000
2.1
ps
Delay FS = 6 ns (200 μA, 1C) Fine Adjust 00000
1.3
ps
Delay FS = 6 ns (200 μA, 1C) Fine Adjust 11000
2.7
ps
Delay FS = 9 ns (200 μA, 4C) Fine Adjust 00000
2.0
ps
Delay FS = 9 ns (200 μA, 4C) Fine Adjust 00111
2.8
ps
1
This value is incremental. That is, it is in addition to the jitter of the LVDS or CMOS output without the delay. To estimate the total jitter, add the LVDS or CMOS output
jitter to this value using the root sum of the squares (RSS) method.
PLL AND DISTRIBUTION PHASE NOISE AND SPURIOUS
Table 7.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
PHASE NOISE AND SPURIOUS
Depends on VCO/VCXO selection; measured at LVPECL
clock outputs, ABP = 6 ns; ICP = 5 mA; Ref = 30.72 MHz
VCXO = 245.76 MHz, fPFD = 1.2288 MHz,
R = 25, N = 200
VCXO = Toyocom TCO-2112 245.76
245.76 MHz Output
Divide by 1
Phase Noise at 100 kHz Offset
<145
dBc/Hz
Dominated by VCXO phase noise
Spurious
<97
dBc
First and second harmonics of fPFD; below measurement floor
61.44 MHz Output
Divide by 4
Phase Noise at 100 kHz Offset
<155
dBc/Hz
Dominated by VCXO phase noise
Spurious
<97
dBc
First and second harmonics of fPFD; below measurement floor
SERIAL CONTROL PORT
Table 8.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
CSB, SCLK (INPUTS)
Inputs have 30 kΩ internal pull-down
resistors
Input Logic 1 Voltage
2.0
V
Input Logic 0 Voltage
0.8
V
Input Logic 1 Current
110
A
Input Logic 0 Current
1
A
Input Capacitance
2
pF
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V110B36E150BL2 | CONVERTER MOD DC/DC 36V 150W |
| RNF-100-MINI-SPL-1-BK | HEATSHRINK RNF-100 1"X15' BLK |
| ADCLK854/PCBZ | BOARD EVALUATION FOR ADCLK845 |
| ECM31DCSH-S288 | CONN EDGECARD 62POS .156 EXTEND |
| RNF-100-MINI-SPL-3/8-BK | HEATSHRINK RNF-100 3/8"X35' BLK |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9510-VCO/PCB | 制造商:Analog Devices 功能描述:EVAL BD FOR 1.2 GHZ CLOCK DISTRIBUTION IC, PLL CORE, DIVIDER - Bulk 制造商:Analog Devices 功能描述:IC ((NS)) |
| AD9510-VCO/PCBZ | 功能描述:BOARD EVALUATION FOR AD9510 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源 |
| AD9511 | 制造商:AD 制造商全稱:Analog Devices 功能描述:1.2 GHz Clock Distribution IC, PLL Core, Dividers, Delay Adjust, Five Outputs |
| AD9511/PCB | 制造商:Analog Devices 功能描述:1.2 GHZ CLOCK DISTRIBUTION IC, PLL CORE,DIVIDERS, DELAY ADJUST, FIVE OUTPUTS 制造商:Analog Devices 功能描述:EVAL BD FOR AD9511 1.2 GHZ CLOCK DISTRIBUTION IC, PLL CORE,D - Bulk |
| AD9511BCPZ | 功能描述:IC CLOCK DIST 5OUT PLL 48LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類型:時(shí)鐘/頻率合成器 PLL:無 輸入:CML，PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤，16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?（3x3） 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。