參數(shù)資料
型號(hào): AD9510/PCBZ
廠商: Analog Devices Inc
文件頁數(shù): 40/56頁
文件大?。?/td> 0K
描述: BOARD EVALUATION FOR AD9510
設(shè)計(jì)資源: AD9510 Eval Brd BOM
AD9510 Eval Brd Schematics
AD9510 Gerber Files
標(biāo)準(zhǔn)包裝: 1
主要目的: 計(jì)時(shí),時(shí)鐘分配
已用 IC / 零件: AD9510
已供物品:
相關(guān)產(chǎn)品: AD9510BCPZ-ND - IC CLOCK DIST 8OUT PLL 64LFCSP
AD9510BCPZ-REEL7-ND - IC CLOCK DIST 8OUT PLL 64LFCSP
Data Sheet
AD9510
Rev. B | Page 45 of 56
Addr
(Hex)
Parameter
Bit 7 (MSB)
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
(LSB)
Def.
Value
(Hex)
Notes
3E
LVPECL OUT2
Not used
Output level[3:2]
Power-down[1:0]
08
On
3F
LVPECL OUT3
Not used
Output level[3:2]
Power-down[1:0]
08
On
40
LVDS_CMOS
OUT4
Not used
CMOS
inverted
driver on
Logic
select
Output level[2:1]
Output
power
02
LVDS, on
41
LVDS_CMOS
OUT5
Not used
CMOS
inverted
driver on
Logic
select
Output level[2:1]
Output
power
02
LVDS, on
42
LVDS_CMOS
OUT6
Not used
CMOS
inverted
driver on
Logic
select
Output level[2:1]
Output
power
03
LVDS, off
43
LVDS_CMOS
OUT7
Not used
CMOS
inverted
driver on
Logic
select
Output level[2:1]
Output
power
03
LVDS, off
44
Not used
CLK1 and
CLK2
Input
receivers
45
Clocks select,
power-down
(PD) options
Not used
CLKs in
PD
REFIN PD
CLK to
PLL
PD
CLK2
PD
CLK1
PD
Select
CLK IN
01
All clocks
on, select
CLK1
46,
47
Not used
Dividers
48
Divider 0
Low cycles[7:4]
High cycles[3:0]
00
Divide by 2
49
Divider 0
Bypass
No sync
Force
Start H/L
Phase offset[3:0]
00
Phase = 0
4A
Divider 1
Low cycles[7:4]
High cycles[3:0]
00
Divide by 2
4B
Divider 1
Bypass
No sync
Force
Start H/L
Phase offset[3:0]
00
Phase = 0
4C
Divider 2
Low cycles[7:4]
High cycles[3:0]
11
Divide by 4
4D
Divider 2
Bypass
No sync
Force
Start H/L
Phase offset[3:0]
00
Phase = 0
4E
Divider 3
Low cycles[7:4]
High cycles[3:0]
33
Divide by 8
4F
Divider 3
Bypass
No sync
Force
Start H/L
Phase offset[3:0]
00
Phase = 0
50
Divider 4
Low cycles[7:4]
High cycles[3:0]
00
Divide by 2
51
Divider 4
Bypass
No sync
Force
Start H/L
Phase offset[3:0]
00
Phase = 0
52
Divider 5
Low cycles[7:4]
High cycles[3:0]
11
Divide by 4
53
Divider 5
Bypass
No sync
Force
Start H/L
Phase offset[3:0]
00
Phase = 0
54
Divider 6
Low cycles[7:4]
High cycles[3:0]
00
Divide by 2
55
Divider 6
Bypass
No sync
Force
Start H/L
Phase offset[3:0]
00
Phase = 0
56
Divider 7
Low cycles[7:4]
High cycles[3:0]
00
Divide by 2
57
Divider 7
Bypass
No sync
Force
Start H/L
Phase offset[3:0]
00
Phase = 0
Function
58
FUNCTION
Pin and sync
Not used
Set FUNCTION Pin
PD sync
PD all
ref.
Sync
reg.
Sync
select
Sync
enable
00
FUNCTION
pin =
RESETB
59
Not used
5A
Update
registers
Not used
Update
registers
00
Self-
clearing bit
END
相關(guān)PDF資料
PDF描述
V110B36E150BL2 CONVERTER MOD DC/DC 36V 150W
RNF-100-MINI-SPL-1-BK HEATSHRINK RNF-100 1"X15' BLK
ADCLK854/PCBZ BOARD EVALUATION FOR ADCLK845
ECM31DCSH-S288 CONN EDGECARD 62POS .156 EXTEND
RNF-100-MINI-SPL-3/8-BK HEATSHRINK RNF-100 3/8"X35' BLK
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9510-VCO/PCB 制造商:Analog Devices 功能描述:EVAL BD FOR 1.2 GHZ CLOCK DISTRIBUTION IC, PLL CORE, DIVIDER - Bulk 制造商:Analog Devices 功能描述:IC ((NS))
AD9510-VCO/PCBZ 功能描述:BOARD EVALUATION FOR AD9510 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理,熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板,CD,電源
AD9511 制造商:AD 制造商全稱:Analog Devices 功能描述:1.2 GHz Clock Distribution IC, PLL Core, Dividers, Delay Adjust, Five Outputs
AD9511/PCB 制造商:Analog Devices 功能描述:1.2 GHZ CLOCK DISTRIBUTION IC, PLL CORE,DIVIDERS, DELAY ADJUST, FIVE OUTPUTS 制造商:Analog Devices 功能描述:EVAL BD FOR AD9511 1.2 GHZ CLOCK DISTRIBUTION IC, PLL CORE,D - Bulk
AD9511BCPZ 功能描述:IC CLOCK DIST 5OUT PLL 48LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類型:時(shí)鐘/頻率合成器 PLL:無 輸入:CML,PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤,16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?(3x3) 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND