參數(shù)資料
型號(hào): AD9510/PCBZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 27/56頁(yè)
文件大?。?/td> 0K
描述: BOARD EVALUATION FOR AD9510
設(shè)計(jì)資源: AD9510 Eval Brd BOM
AD9510 Eval Brd Schematics
AD9510 Gerber Files
標(biāo)準(zhǔn)包裝: 1
主要目的: 計(jì)時(shí),時(shí)鐘分配
已用 IC / 零件: AD9510
已供物品:
相關(guān)產(chǎn)品: AD9510BCPZ-ND - IC CLOCK DIST 8OUT PLL 64LFCSP
AD9510BCPZ-REEL7-ND - IC CLOCK DIST 8OUT PLL 64LFCSP
Data Sheet
AD9510
Rev. B | Page 33 of 56
Example 1:
Set the Divide Ratio = 2
HIGH_CYCLES = 0
LOW_CYCLES = 0
Divide Ratio = (0 + 1) + (0 + 1) = 2
Example 2:
Set Divide Ratio = 8
HIGH_CYCLES = 3
LOW_CYCLES = 3
Divide Ratio = (3 + 1) + (3 + 1) = 8
Note that a Divide Ratio of 8 can also be obtained by setting:
HIGH_CYCLES = 2
LOW_CYCLES = 4
Divide Ratio = (2 + 1) + (4 + 1) = 8
Although the second set of settings produces the same divide
ratio, the resulting duty cycle is not the same.
Setting the Duty Cycle
The duty cycle and the divide ratio are related. Different
divide ratios have different duty cycle options. For example, if
Divide Ratio = 2, the only duty cycle possible is 50%. If the
Divide Ratio = 4, the duty cycle can be 25%, 50%, or 75%.
The duty cycle is set by
Duty Cycle = (HIGH_CYCLES + 1)/((HIGH_CYCLES + 1)
+ (LOW_CYCLES + 1))
See Table 18 for the values for the available duty cycles for each
divide ratio.
Table 18. Duty Cycle and Divide Ratio
Divide Ratio
Duty Cycle (%)
Address 0x48 to
Address 0x56
LO[7:4]
HI[3:0]
2
50
0
3
67
0
1
3
33
1
0
4
50
1
4
75
0
2
4
25
2
0
5
60
1
2
5
40
2
1
5
80
0
3
5
20
3
0
6
50
2
6
67
1
3
6
33
3
1
6
83
0
4
6
17
4
0
7
57
2
3
7
43
3
2
7
71
1
4
7
29
4
1
7
86
0
5
7
14
5
0
8
50
3
8
63
2
4
8
38
4
2
8
75
1
5
8
25
5
1
8
88
0
6
8
13
6
0
9
56
3
4
9
44
4
3
9
67
2
5
Divide Ratio
Duty Cycle (%)
Address 0x48 to
Address 0x56
LO[7:4]
HI[3:0]
9
33
5
2
9
78
1
6
9
22
6
1
9
89
0
7
9
11
7
0
10
50
4
10
60
3
5
10
40
5
3
10
70
2
6
10
30
6
2
10
80
1
7
10
20
7
1
10
90
0
8
10
8
0
11
55
4
5
11
45
5
4
11
64
3
6
11
36
6
3
11
73
2
7
11
27
7
2
11
82
1
8
11
18
8
1
11
91
0
9
11
9
0
12
50
5
12
58
4
6
12
42
6
4
12
67
3
7
12
33
7
3
12
75
2
8
12
25
8
2
相關(guān)PDF資料
PDF描述
V110B36E150BL2 CONVERTER MOD DC/DC 36V 150W
RNF-100-MINI-SPL-1-BK HEATSHRINK RNF-100 1"X15' BLK
ADCLK854/PCBZ BOARD EVALUATION FOR ADCLK845
ECM31DCSH-S288 CONN EDGECARD 62POS .156 EXTEND
RNF-100-MINI-SPL-3/8-BK HEATSHRINK RNF-100 3/8"X35' BLK
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9510-VCO/PCB 制造商:Analog Devices 功能描述:EVAL BD FOR 1.2 GHZ CLOCK DISTRIBUTION IC, PLL CORE, DIVIDER - Bulk 制造商:Analog Devices 功能描述:IC ((NS))
AD9510-VCO/PCBZ 功能描述:BOARD EVALUATION FOR AD9510 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理,熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板,CD,電源
AD9511 制造商:AD 制造商全稱:Analog Devices 功能描述:1.2 GHz Clock Distribution IC, PLL Core, Dividers, Delay Adjust, Five Outputs
AD9511/PCB 制造商:Analog Devices 功能描述:1.2 GHZ CLOCK DISTRIBUTION IC, PLL CORE,DIVIDERS, DELAY ADJUST, FIVE OUTPUTS 制造商:Analog Devices 功能描述:EVAL BD FOR AD9511 1.2 GHZ CLOCK DISTRIBUTION IC, PLL CORE,D - Bulk
AD9511BCPZ 功能描述:IC CLOCK DIST 5OUT PLL 48LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類型:時(shí)鐘/頻率合成器 PLL:無(wú) 輸入:CML,PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無(wú)/無(wú) 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤,16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?(3x3) 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND