- 您現(xiàn)在的位置：買賣IC網 > PDF目錄16992 > AD8332-EVALZ (Analog Devices Inc)BOARD EVAL FOR AD8332 PDF資料下載
參數(shù)資料
| 型號： | AD8332-EVALZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 27/56頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR AD8332 |
| 標準包裝： | 1 |
| 系列： | X-AMP® |
| 每 IC 通道數(shù)： | 1 - 單 |
| 放大器類型： | 可變增益 |
| 輸出類型： | 差分 |
| 轉換速率： | 1100 V/µs |
| -3db帶寬： | 100MHz |
| 電流 - 輸出 / 通道： | 45mA |
| 工作溫度： | -40°C ~ 85°C |
| 電流供應（主 IC）： | 27.5mA |
| 電壓 - 電源，單路/雙路(±)： | 4.5 V ~ 5.5 V |
| 板類型： | 完全填充 |
| 已供物品： | 板 |
| 已用 IC / 零件： | AD8332 |
| 產品目錄頁面： | 775 (CN2011-ZH PDF) |
| 相關產品： | AD8332ACPZ-R2-ND - IC AMP VGA PREAMP PROGR 32-LFCSP AD8332ACPZ-R7DKR-ND - IC AMP VAR GAIN 2CHAN 32-LFCSP AD8332ACPZ-R7CT-ND - IC AMP VAR GAIN 2CHAN 32-LFCSP AD8332ARUZ-R7-ND - IC AMP VAR GAIN 2CHAN 28TSSOP AD8332ACPZ-R7TR-ND - IC AMP VAR GAIN 2CHAN 32LFCSP AD8332ARUZ-RL-ND - IC AMP VAR GAIN 2CHAN 28TSSOP AD8332ACPZ-RL-ND - IC AMP VAR GAIN 2CHAN 32LFCSP AD8332ARUZ-ND - IC VGA DUAL W/PREAMP LN 28-TSSOP AD8332ACP-R2DKR-ND - IC VGA DUAL W/PREAMP LN 32-LFCSP AD8332ACP-R2CT-ND - IC VGA DUAL W/PREAMP LN 32-LFCSP 更多... |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
AD8331/AD8332/AD8334
Rev. G | Page 33 of 56
When selecting overload protection, the important parameters
are forward and reverse voltages and trr (or
τrr). The Infineon
BAS40-04 series shown in Figure 88 has a
τrr of 100 ps and a VF
of 310 mV at 1 mA. Many variations of these specifications can
be found in vendor catalogs.
LAYOUT, GROUNDING, AND BYPASSING
Due to their excellent high frequency characteristics, these
devices are sensitive to their PCB environments. Realizing
expected performance requires attention to detail critical to
good, high speed, board design.
A multilayer board with power and ground planes is recom-
mended with blank areas in the signal layers filled with ground
plane. Be certain that the power and ground pins provided for
robust power distribution to the device are connected. Decouple
the power supply pins with surface-mount capacitors as close as
possible to each pin to minimize impedance paths to ground.
Decouple the LNA power pins from the VGA supply using
ferrite beads. Together with the capacitors, ferrite beads
eliminate undesired high frequencies without reducing the
headroom. Use a larger value capacitor for every 10 chips to
20 chips to decouple residual low frequency noise. To minimize
voltage drops, use a 5 V regulator for the VGA array.
Several critical LNA areas require special care. The LON and
LOP output traces must be as short as possible before connecting
to the coupling capacitors connected to Pin VIN and Pin VIP.
RIZ must be placed near the LON pin as well. Resistors must be
placed as close as possible to the VGA output pins, VOL and
VOH, to mitigate loading effects of connecting traces. Values
are discussed in the Output Decoupling section.
Signal traces must be short and direct to avoid parasitic effects.
Wherever there are complementary signals, symmetrical layout
should be employed to maintain waveform balance. PCB traces
should be kept adjacent when running differential signals over a
long distance.
MULTIPLE INPUT MATCHING
Matching of multiple sources with dissimilar impedances can be
accomplished as shown in Figure 89. A relay and low supply voltage
analog switch can be used to select between multiple sources
and their associated feedback resistors. An ADG736 dual SPDT
switch is shown in this example; however, multiple switches are
also available and users are referred to the Analog Devices
Selection Guide for switches and multiplexers.
03
19
9-
09
0
INH
LNA
5
200
50
LMD
LOP
ADG736
LON
0.1F
18nF
280
1.13k
AD8332
5
SELECT RIZ
Figure 89. Accommodating Multiple Sources
DISABLING THE LNA
Where accessible, connection of the LNA enable pin to ground
powers down the LNA, resulting in a current reduction of about
half. In this mode, the LNA input and output pins can be left
unconnected; however, the power must be connected to all the
supply pins for the disabling circuit to function. Figure 90 illustrates
the connections using AD8331 as an example.
03
19
9-
0
89
15
16
20
17
18
19
8
7
6
5
1
4
3
2
9
13
10
COMM
VIP
LOP
COML
LMD
LON
VPSL
INH
COMM
ENBV
ENBL
GAIN
0.1F
HILO
+5V
NC
VOH
VOL
VOUT
VPOS
+5V
14
11
12
VCM
RCLMP
NC
VIN
0.1F
AD8331
MODE
GAIN
MODE
VCM
HILO
VIN
RCLMP
Figure 90. Disabling the LNA
相關PDF資料 |
PDF描述 |
|---|---|
| V2-EVAL-EXT48 | MOD V2-EVAL DAUGHTER CARD 48-PIN |
| VI-J4H-EY | CONVERTER MOD DC/DC 52V 50W |
| AD8432-EVALZ | BOARD EVALUATION FOR AD8432 |
| AD8336-EVALZ | BOARD EVALUATION FOR AD8336 |
| AD8331-EVALZ | BOARD EVAL FOR AD8331 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD8333 | 制造商:AD 制造商全稱:Analog Devices 功能描述:DC to 50 MHz, Dual I/Q Demodulator and Phase Shifter |
| AD8333ACPZ | 制造商:Analog Devices 功能描述:I/Q DEMODULATOR DUAL LFCSP-32 制造商:Analog Devices 功能描述:I/Q, DEMODULATOR, DUAL, LFCSP-32 |
| AD8333ACPZ-REEL | 功能描述:IC DEMODULATOR DUAL I/Q 32LFCSP RoHS:是 類別:RF/IF 和 RFID >> RF 解調器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 功能:解調器 LO 頻率:- RF 頻率:70MHz ~ 300MHz P1dB:-9dBm 增益:- 噪音數(shù)據(jù):6.36dB 電流 - 電源:41.5mA 電源電壓:2.7 V 封裝/外殼:28-WFQFN 裸露焊盤 供應商設備封裝:28-TQFN-EP（5x5） 包裝:帶卷 (TR) |
| AD8333ACPZ-REEL7 | 功能描述:IC DEMODULATOR DUAL I/Q 32LFCSP RoHS:是 類別:RF/IF 和 RFID >> RF 解調器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 功能:解調器 LO 頻率:- RF 頻率:70MHz ~ 300MHz P1dB:-9dBm 增益:- 噪音數(shù)據(jù):6.36dB 電流 - 電源:41.5mA 電源電壓:2.7 V 封裝/外殼:28-WFQFN 裸露焊盤 供應商設備封裝:28-TQFN-EP（5x5） 包裝:帶卷 (TR) |
| AD8333ACPZ-WP | 功能描述:IC DEMODULATOR DUAL I/Q 32LFCSP RoHS:是 類別:RF/IF 和 RFID >> RF 解調器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 功能:解調器 LO 頻率:- RF 頻率:70MHz ~ 300MHz P1dB:-9dBm 增益:- 噪音數(shù)據(jù):6.36dB 電流 - 電源:41.5mA 電源電壓:2.7 V 封裝/外殼:28-WFQFN 裸露焊盤 供應商設備封裝:28-TQFN-EP（5x5） 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復。