參數(shù)資料
型號(hào): AD8332-EVALZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 19/56頁(yè)
文件大小: 0K
描述: BOARD EVAL FOR AD8332
標(biāo)準(zhǔn)包裝: 1
系列: X-AMP®
每 IC 通道數(shù): 1 - 單
放大器類型: 可變?cè)鲆?br>
輸出類型: 差分
轉(zhuǎn)換速率: 1100 V/µs
-3db帶寬: 100MHz
電流 - 輸出 / 通道: 45mA
工作溫度: -40°C ~ 85°C
電流供應(yīng)(主 IC): 27.5mA
電壓 - 電源,單路/雙路(±): 4.5 V ~ 5.5 V
板類型: 完全填充
已供物品:
已用 IC / 零件: AD8332
產(chǎn)品目錄頁(yè)面: 775 (CN2011-ZH PDF)
相關(guān)產(chǎn)品: AD8332ACPZ-R2-ND - IC AMP VGA PREAMP PROGR 32-LFCSP
AD8332ACPZ-R7DKR-ND - IC AMP VAR GAIN 2CHAN 32-LFCSP
AD8332ACPZ-R7CT-ND - IC AMP VAR GAIN 2CHAN 32-LFCSP
AD8332ARUZ-R7-ND - IC AMP VAR GAIN 2CHAN 28TSSOP
AD8332ACPZ-R7TR-ND - IC AMP VAR GAIN 2CHAN 32LFCSP
AD8332ARUZ-RL-ND - IC AMP VAR GAIN 2CHAN 28TSSOP
AD8332ACPZ-RL-ND - IC AMP VAR GAIN 2CHAN 32LFCSP
AD8332ARUZ-ND - IC VGA DUAL W/PREAMP LN 28-TSSOP
AD8332ACP-R2DKR-ND - IC VGA DUAL W/PREAMP LN 32-LFCSP
AD8332ACP-R2CT-ND - IC VGA DUAL W/PREAMP LN 32-LFCSP
更多...
AD8331/AD8332/AD8334
Rev. G | Page 26 of 56
Active Impedance Matching
The LNA supports active impedance matching through an external
shunt feedback resistor from Pin LON to Pin INH. The input
resistance, RIN, is given in Equation 5, where A is the single-
ended gain of 4.5, and 6 kΩ is the unterminated input impedance.
IZ
IN
R
A
R
+
×
=
+
=
33
6
6
1
(5)
CIZ is needed in series with RIZ because the dc levels at Pin LON
and Pin INH are unequal. Expressions for choosing RIZ in terms
of RIN and for choosing CIZ are found in the Applications
Information section. CSH and the ferrite bead enhance stability
at higher frequencies, where the loop gain is diminished, and
prevent peaking. Frequency response plots of the LNA are shown
in Figure 23 and Figure 24. The bandwidth is approximately
130 MHz for matched input impedances of 50 Ω to 200 Ω and
declines at higher source impedances. The unterminated
bandwidth (when RIZ = ∞) is approximately 80 MHz.
Each output can drive external loads as low as 100 Ω in addition
to the 100 Ω input impedance of the VGA (200 Ω differential).
Capacitive loading up to 10 pF is permissible. All loads should
be ac-coupled. Typically, Pin LOP output is used as a single-ended
driver for auxiliary circuits, such as those used for Doppler
ultrasound imaging. Pin LON drives RIZ. Alternatively, a
differential external circuit can be driven from the two outputs
in addition to the active feedback termination. In both cases,
important stability considerations discussed in the Applications
Information section should be carefully observed.
The impedance at each LNA output is 5 Ω. A 0.4 dB reduction
in open circuit gain results when driving the VGA, and a 0.8 dB
reduction results with an additional 100 Ω load at the output.
The differential gain of the LNA is 6 dB higher. If the load is less
than 200 Ω on either side, a compensating load is recommended
on the opposite output.
LNA Noise
The input-referred voltage noise sets an important limit on
system performance. The short-circuit input voltage noise of
the LNA is 0.74 nV/√Hz or 0.82 nV/√Hz (at maximum gain),
including the VGA noise. The open circuit, current noise is
2.5 pA/√Hz. These measurements, taken without a feedback
resistor, provide the basis for calculating the input noise and
noise figure performance of the configurations in Figure 75.
Figure 76 and Figure 77 show simulations extracted from these
results and the 4.1 dB noise figure (NF) measurement with the
input actively matched to a 50 Ω source. Unterminated (RIZ = ∞)
operation exhibits the lowest equivalent input noise and noise
figure. Figure 76 shows the noise figure vs. source resistance,
rising at low RS, where the LNA voltage noise is large compared
to the source noise, and again at high RS due to current noise.
The VGA input-referred voltage noise of 2.7 nV/√Hz is
included in all of the curves.
VOUT
UNTERMINATED
+
VIN
RIN
RS
VOUT
RESISTIVE TERMINATION
+
VIN
RIN
RS
VOUT
ACTIVE IMPEDANCE MATCH - RS = RIN
+
VIN
RIN
RIZ
1 + 4.5
RS
RIN =
03
19
9-
0
75
Figure 75. Input Configurations
7
6
5
4
3
2
1
0
50
100
1k
NO
IS
E
F
IG
UR
E
(
d
B)
RS ()
03
19
9-
0
76
INCLUDES NOISE OF VGA
RESISTIVE TERMINATION
(RS = RIN)
ACTIVE IMPEDANCE MATCH
UNTERMINATED
SIMULATION
Figure 76. Noise Figure vs. RS for Resistive,
Active Match, and Unterminated Inputs
7
6
5
4
3
2
1
0
50
100
1k
NO
IS
E
F
IG
UR
E
(
d
B)
RS ()
03
19
9-
0
77
INCLUDES NOISE OF VGA
RIN = 50
RIN = 75
RIN = 100
RIN = 200
RIZ =
(SIMULATED RESULTS)
Figure 77. Noise Figure vs. RS for Various Fixed Values of RIN, Actively Matched
相關(guān)PDF資料
PDF描述
V2-EVAL-EXT48 MOD V2-EVAL DAUGHTER CARD 48-PIN
VI-J4H-EY CONVERTER MOD DC/DC 52V 50W
AD8432-EVALZ BOARD EVALUATION FOR AD8432
AD8336-EVALZ BOARD EVALUATION FOR AD8336
AD8331-EVALZ BOARD EVAL FOR AD8331
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD8333 制造商:AD 制造商全稱:Analog Devices 功能描述:DC to 50 MHz, Dual I/Q Demodulator and Phase Shifter
AD8333ACPZ 制造商:Analog Devices 功能描述:I/Q DEMODULATOR DUAL LFCSP-32 制造商:Analog Devices 功能描述:I/Q, DEMODULATOR, DUAL, LFCSP-32
AD8333ACPZ-REEL 功能描述:IC DEMODULATOR DUAL I/Q 32LFCSP RoHS:是 類別:RF/IF 和 RFID >> RF 解調(diào)器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 功能:解調(diào)器 LO 頻率:- RF 頻率:70MHz ~ 300MHz P1dB:-9dBm 增益:- 噪音數(shù)據(jù):6.36dB 電流 - 電源:41.5mA 電源電壓:2.7 V 封裝/外殼:28-WFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:28-TQFN-EP(5x5) 包裝:帶卷 (TR)
AD8333ACPZ-REEL7 功能描述:IC DEMODULATOR DUAL I/Q 32LFCSP RoHS:是 類別:RF/IF 和 RFID >> RF 解調(diào)器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 功能:解調(diào)器 LO 頻率:- RF 頻率:70MHz ~ 300MHz P1dB:-9dBm 增益:- 噪音數(shù)據(jù):6.36dB 電流 - 電源:41.5mA 電源電壓:2.7 V 封裝/外殼:28-WFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:28-TQFN-EP(5x5) 包裝:帶卷 (TR)
AD8333ACPZ-WP 功能描述:IC DEMODULATOR DUAL I/Q 32LFCSP RoHS:是 類別:RF/IF 和 RFID >> RF 解調(diào)器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 功能:解調(diào)器 LO 頻率:- RF 頻率:70MHz ~ 300MHz P1dB:-9dBm 增益:- 噪音數(shù)據(jù):6.36dB 電流 - 電源:41.5mA 電源電壓:2.7 V 封裝/外殼:28-WFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:28-TQFN-EP(5x5) 包裝:帶卷 (TR)