- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1893 > AD8191AASTZ (Analog Devices Inc)IC HDMI/DVI SWITCH 4:1 100LQFP PDF資料下載
參數(shù)資料
| 型號： | AD8191AASTZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 18/28頁 |
| 文件大小： | 0K |
| 描述： | IC HDMI/DVI SWITCH 4:1 100LQFP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 功能： | 開關(guān)，DVI/HDMI |
| 電路： | 1 x 16:1 |
| 電壓電源： | 單電源 |
| 電壓 - 電源，單路/雙路(±)： | 3 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 100-LQFP |
| 供應(yīng)商設(shè)備封裝： | 100-LQFP（14x14） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當(dāng)前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD8191A
Rev. 0 | Page 25 of 28
Ground Current Return
In some applications, it can be necessary to invert the output
pin order of the AD8191A, which requires a designer to route
the TMDS traces on multiple layers of the PCB. When routing
differential pairs on multiple layers, it is also necessary to
reroute the corresponding reference plane to provide one
continuous ground current return path for the differential
signals. Standard plated through-hole vias are acceptable for
both the TMDS traces and the reference plane. An example of
this is illustrated in Figure 32.
PCB DIELECTRIC
SILKSCREEN
PCB DIELECTRIC
LAYER 2: GND (REFERENCE PLANE)
LAYER 4: SIGNAL (MICROSTRIP)
THROUGH-HOLE VIAS
LAYER 1: SIGNAL (MICROSTRIP)
KEEP REFERENCE PLANE
ADJACENT TO SIGNAL ON ALL
LAYERS TO PROVIDE CONTINUOUS
GROUND CURRENT RETURN PATH.
LAYER 3: PWR
(REFERENCE PLANE)
07
01
3-
03
5
Figure 32. Example Routing of Reference Plane
Auxiliary Control Signals
There are four single-ended control signals associated with each
source or sink in an HDMI/DVI application: hot plug detect
(HPD), consumer electronics control (CEC), and two display
data channel (DDC) lines. The two signals on the DDC bus are
SDA and SCL (serial data and serial clock, respectively). These
four signals can be switched through the auxiliary bus of the
AD8191A and do not need to be routed with the same strict
considerations as the high speed TMDS signals.
In general, it is sufficient to route each auxiliary signal as a
single-ended trace. These signals are not sensitive to impedance
discontinuities, do not require a reference plane, and can be
routed on multiple layers of the PCB. However, it is best to
follow strict layout practices whenever possible to prevent the
PCB design from affecting the overall application. The specific
routing of the HPD, CEC, and DDC lines depends upon the
application in which the AD8191A is being used.
For example, the maximum speed of signals present on the
auxiliary lines is 100 kHz I2C data on the DDC lines; therefore,
any layout that enables 100 kHz I2C to be passed over the DDC
bus should suffice. The HDMI 1.2a specification, however,
places a strict 50 pF limit on the amount of capacitance that can
be measured on either SDA or SCL at the HDMI input connector.
This 50 pF limit includes the HDMI connector, the PCB, and
whatever capacitance is seen at the input of the AD8191A, or an
equivalent receiver. There is a similar limit of 100 pF of input
capacitance for the CEC line.
The parasitic capacitance of traces on a PCB increases with
trace length. To help ensure that a design satisfies the HDMI
specification, the length of the CEC and DDC lines on the PCB
should be made as short as possible. Additionally, if there is a
reference plane in the layer adjacent to the auxiliary traces in
the PCB stackup, relieving or clearing out this reference plane
directly under the auxiliary traces significantly decreases the
amount of parasitic trace capacitance. An example of the board
stackup is shown in Figure 33.
PCB DIELECTRIC
LAYER 1: SIGNAL (MICROSTRIP)
SILKSCREEN
PCB DIELECTRIC
LAYER 2: GND (REFERENCE PLANE)
LAYER 3: PWR (REFERENCE PLANE)
LAYER 4: SIGNAL (MICROSTRIP)
W
3W
REFERENCE LAYER
RELIEVED UNDERNEATH
MICROSTRIP
07
01
3-
0
32
Figure 33. Example Board Stackup
HPD is a dc signal presented by a sink to a source to indicate
that the source EDID is available for reading. The placement of
this signal is not critical, but it should be routed as directly as
possible.
When the AD8191A is powered up, one set of the auxiliary
inputs is passively routed to the outputs. In this state, the
AD8191A looks like a 100 Ω resistor between the selected
auxiliary inputs and the corresponding outputs, as illustrated in
Figure 27. The AD8191A does not buffer the auxiliary signals;
therefore, the input traces, output traces, and the connection
through the AD8191A all must be considered when designing a
PCB to meet HDMI/DVI specifications. The unselected auxiliary
inputs of the AD8191A are placed into a high impedance mode
when the device is powered up. To ensure that all of the
auxiliary inputs of the AD8191A are in a high impedance mode
when the device is powered off, it is necessary to power the
AMUXVCC supply as illustrated in Figure 28.
In contrast to the auxiliary signals, the AD8191A buffers the
TMDS signals, allowing a PCB designer to layout the TMDS
inputs independently of the outputs.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD8191ASTZ | IC INTERFACE HDMI/DVI 100-LQFP |
| AD8192ACPZ-RL7 | IC SW MUX HDMI/DVI 2:1 56LFCSP |
| AD8193ACPZ | IC SWITCH TMDS BUFF 2:1 32LFCSP |
| AD8194ACPZ-R7 | IC SWITCH TMDS BUFF 2:1 32LFCSP |
| AD8195ACPZ | IC BUFF HDMI/DVI W/EQUAL 40LFCSP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD8191AASTZ1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:4:1 HDMI/DVI Switch with Equalization |
| AD8191AASTZ-RL | 功能描述:IC SWITCH HDMI/DVI 4:1 100LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 模擬開關(guān)，多路復(fù)用器，多路分解器 系列:- 其它有關(guān)文件:STG4159 View All Specifications 標(biāo)準(zhǔn)包裝:5,000 系列:- 功能:開關(guān) 電路:1 x SPDT 導(dǎo)通狀態(tài)電阻:300 毫歐 電壓電源:雙電源 電壓 - 電源，單路/雙路(±):±1.65 V ~ 4.8 V 電流 - 電源:50nA 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:7-WFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:7-覆晶 包裝:帶卷 (TR) |
| AD8191AASTZ-RL1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:4:1 HDMI/DVI Switch with Equalization |
| AD8191ACPZ | 制造商:Analog Devices 功能描述:- Bulk |
| AD8191A-EVALZ | 制造商:Analog Devices 功能描述:EVAL BD FOR AD8191A - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。