VDD = V
參數資料
型號： AD7938BCPZ-6
廠商： Analog Devices Inc
文件頁數： 28/32頁
文件大小： 0K
描述： IC ADC 12BIT 8CH 625KSPS 32LFCSP
標準包裝： 1
位數： 12
采樣率（每秒）： 625k
數據接口： 并聯(lián)
轉換器數目： 1
功率耗散（最大）： 7.5mW
電壓電源： 單電源
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 32-VFQFN 裸露焊盤，CSP
供應商設備封裝： 32-LFCSP-VQ
包裝： 托盤
輸入數目和類型： 8 個單端，單極；4 個差分，單極；4 個偽差分，單極；7 偽差分，單極
配用： EVAL-AD7938CBZ-ND - EVAL BOARD FOR AD7938
Data Sheet
AD7938-6
Rev. C | Page 5 of 32
TIMING SPECIFICATIONS
VDD = VDRIVE = 2.7 V to 5.25 V, internal/external VREF = 2.5 V, unless otherwise noted; fCLKIN = 10MHz, fSAMPLE = 625 kSPS; TA = TMIN to
TMAX, unless otherwise noted.
Table 3.
Parameter1
Limit at TMIN, TMAX
Unit
Description
fCLKIN2
700
kHz min
CLKIN frequency
10
MHz
max
tQUIET
30
ns min
Minimum time between end of read and start of next conversion, that is, time from when
the data bus goes into three-state until the next falling edge of CONVST.
t1
10
ns min
CONVST pulse width.
t2
15
ns min
CONVST falling edge to CLKIN falling edge setup time.
t3
50
ns max
CLKIN falling edge to BUSY rising edge.
t4
0
ns min
CS to WR setup time.
t5
0
ns min
CS to WR hold time.
t6
10
ns min
WR pulse width.
t7
10
ns min
Data setup time before WR.
t8
10
ns min
Data hold after WR.
t9
10
ns min
New data valid before falling edge of BUSY.
t10
0
ns min
CS to RD setup time.
t11
0
ns min
CS to RD hold time.
t12
30
ns min
RD pulse width.
30
ns max
Data access time after RD.
3
ns min
Bus relinquish time after RD.
50
ns max
Bus relinquish time after RD.
t15
0
ns min
HBEN to RD setup time.
t16
0
ns min
HBEN to RD hold time.
t17
10
ns min
Minimum time between reads/writes.
t18
0
ns min
HBEN to WR setup time.
t19
10
ns min
HBEN to WR hold time.
t20
40
ns max
CLKIN falling edge to BUSY falling edge.
t21
15.7
ns min
CLKIN low pulse width.
t22
7.8
ns min
CLKIN high pulse width.
1 Sample tested during initial release to ensure compliance. All input signals are specified with tRISE = tFALL = 5 ns (10% to 90% of VDD) and timed from a voltage level of
1.6 V. All timing specifications given above are with a 25 pF load capacitance (see Figure 35, Figure 36, Figure 37, and Figure 38).
2 Minimum CLKIN for specified performance, with slower CLKIN frequencies performance specifications apply typically.
3 The time required for the output to cross 0.4 V or 2.4 V.
4 t14 is derived from the measured time taken by the data outputs to change 0.5 V. The measured number is then extrapolated back to remove the effects of charging or
discharging the 25 pF capacitor. This means that the time, t14, quoted in the timing characteristics is the true bus relinquish time of the part and is independent of the
bus loading.
相關PDF資料
PDF描述
AD7938BCPZ IC ADC 12BIT 8CH 1.5MSPS 32LFCSP
AD7940BRM IC ADC 14BIT UNIPOLAR 8-MSOP
AD7942BRMZ-RL7 IC ADC 14BIT 250KSPS 10-MSOP
AD7944BCPZ IC ADC 14BIT 2.5MSPS 20LFCSP
AD7946BCPZRL7 IC ADC 14BIT 500KSPS 10-LFCSP
相關代理商/技術參數
參數描述
AD7938BCPZ-6REEL7 功能描述:IC ADC 12BIT 8CH 625KSPS 32LFCSP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1,000 系列:- 位數:16 采樣率（每秒）:45k 數據接口:串行 轉換器數目:2 功率耗散（最大）:315mW 電壓電源:模擬和數字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數目和類型:2 個單端，單極
AD7938BCPZ-REEL7 功能描述:IC ADC 12BIT 8CH 1.5MSPS 32LFCSP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1,000 系列:- 位數:12 采樣率（每秒）:300k 數據接口:并聯(lián) 轉換器數目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數目和類型:1 個單端，單極；1 個單端，雙極
AD7938BSU 制造商:Analog Devices 功能描述:
AD7938BSU-6 制造商:Analog Devices 功能描述:ADC Single SAR 625ksps 12-bit Parallel 32-Pin TQFP
AD7938BSU-6REEL 制造商:AD 制造商全稱:Analog Devices 功能描述:8-Channel, 625 kSPS, 12-Bit Parallel ADCs with a Sequencer
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*