- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1983 > AD7723BSZ-REEL (Analog Devices Inc)IC ADC 16BIT SIGMA-DELTA 44MQFP PDF資料下載
參數(shù)資料
| 型號： | AD7723BSZ-REEL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 4/32頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 16BIT SIGMA-DELTA 44MQFP |
| 標準包裝： | 800 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 1.2M |
| 數(shù)據(jù)接口： | 串行，并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 44-QFP |
| 供應(yīng)商設(shè)備封裝： | 44-MQFP（10x10） |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 1 個差分，單極；1 個差分，雙極 |
| 配用： | EVAL-AD7723CBZ-ND - BOARD EVALUATION FOR AD7723 |
第1頁第2頁第3頁當前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
AD7723
Rev. C | Page 12 of 32
Pin No.
Mnemonic
Description
29
SYNC
Synchronization Logic Input. When using more than one AD7723 operated from a common master clock,
SYNC allows each ADC to simultaneously sample its analog input and update its output register. A rising
edge resets the AD7723 digital filter sequencer counter to 0. When the rising edge of CLKIN senses a logic
low on SYNC, the reset state is released. Because the digital filter and sequencer are completely reset
during this action, SYNC pulses cannot be applied continuously.
39
DVDD
Digital Power Supply Voltage; 5 V ± 5%.
Table 7. Parallel Mode Pin Function Descriptions
Pin
No.
Mnemonic
Description
1
DGND/DB2
Data Output Bit.
2
DGND/DB1
Data Output Bit.
3
DGND/DB0
Data Output Bit (LSB).
4
CFMT/RD
Read Logic Input. Used in conjunction with CS to read data from the parallel bus. The output data bus is enabled
when the rising edge of CLKIN senses a logic low level on RD if CS is also low. When RD is sensed high, the output
data bits, DB15 to DB0, are high impedance.
5
DGND/DRDY
Data Ready Logic Output. A falling edge indicates a new output word is available to be read from the output data
register. DRDY returns high upon completion of a read operation. If a read operation does not occur between output
updates, DRDY pulses high for two CLKIN cycles before the next output update. DRDY also indicates when
conversion results are available after a SYNC sequence.
30
DVDD/CS
Chip Select Logic Input.
31
DGND/DB15
Data Output Bit (MSB).
32
DGND/DB14
Data Output Bit.
33
SCR/DB13
Data Output Bit.
34
SLDR/DB12
Data Output Bit.
35
SLP/DB11
Data Output Bit.
36
TSI/DB10
Data Output Bit.
37
FSO/DB9
Data Output Bit.
38
SDO/DB8
Data Output Bit.
40
SCO/DB7
Data Output Bit.
41
FSI/DB6
Data Output Bit.
42
SFMT/DB5
Data Output Bit.
43
DOE/DB4
Data Output Bit.
44
DGND/DB3
Data Output Bit.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7725BSZ | IC ADC 16BIT PROG 44MQFP |
| AD7730BN | IC ADC TRANSDUCER BRIDGE 24-DIP |
| AD7731BN | IC ADC 24BIT SIGMA-DELTA 24-DIP |
| AD7732BRU | IC ADC 24BIT 2-CH 28-TSSOP |
| AD7734BRU | IC ADC 24BIT 4-CH 28-TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7723BSZ-REEL1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit, 1.2 MSPS CMOS, Sigma-Delta ADC |
| AD7724 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual CMOS Modulators |
| AD7724ACPZ | 功能描述:IC MOD SIGMA-DELTA DUAL 制造商:analog devices inc. 系列:* 零件狀態(tài):上次購買時間 標準包裝:1 |
| AD7724ACPZ-REEL | 功能描述:IC MOD SIGMA-DELTA DUAL 制造商:analog devices inc. 系列:* 零件狀態(tài):上次購買時間 標準包裝:1 |
| AD7724AST | 制造商:Analog Devices 功能描述:ADC Dual Delta-Sigma 30Msps 15-bit Serial 48-Pin LQFP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。