- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1980 > AD73322LYRZ (Analog Devices Inc)IC ANALOG FRONT END DUAL 28-SOIC PDF資料下載
參數(shù)資料
| 型號： | AD73322LYRZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 8/48頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ANALOG FRONT END DUAL 28-SOIC |
| 標準包裝： | 27 |
| 位數(shù)： | 16 |
| 通道數(shù)： | 4 |
| 功率（瓦特）： | 73mW |
| 電壓 - 電源，模擬： | 2.7 V ~ 5.5 V |
| 電壓 - 電源，數(shù)字： | 2.7 V ~ 5.5 V |
| 封裝/外殼： | 28-SOIC（0.295"，7.50mm 寬） |
| 供應商設備封裝： | 28-SOIC W |
| 包裝： | 管件 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
AD73322L
Rev. A | Page 16 of 48
In mixed control/data mode, the resolution is fixed at 15 bits,
with the MSB of the 16-bit transfer being used as a flag bit to
indicate either control or data in the frame.
DECODER CHANNEL
The decoder channels consist of digital interpolators, digital
sigma-delta modulators, single bit digital-to-analog converters
(DAC), analog smoothing filters and programmable gain
amplifiers with differential outputs.
DAC CODING
The DAC coding scheme is in twos complement format with
0x7FFF being full-scale positive and 0x8000 being full-scale
negative.
INTERPOLATION FILTER
The anti-imaging interpolation filter is a sinc-cubed digital
filter that up-samples the 16-bit input words from the input
sample rate to a rate of DMCLK/8, while filtering to attenuate
images produced by the interpolation process. Its Z transform is
given as
[(1 ZN )/(1 Z1 )]3
where N is determined by the sampling rate
(N = 32 @ 64 kHz . . . N = 256 @ 8 kHz)
The DAC receives 16-bit samples from the host DSP processor
at the programmed sample rate of DMCLK/N. If the host
processor fails to write a new value to the serial port, the
existing (previous) data is read again. The data stream is filtered
by the anti-imaging interpolation filter, but there is an option to
bypass the interpolator for the minimum group delay
configuration by setting the IBYP bit (CRE:5) of Control
Register E. The interpolation filter has the same characteristics
as the ADC’s antialiasing decimation filter.
The output of the interpolation filter is fed to the DAC’s digital
sigma-delta modulator, which converts the 16-bit data to 1-bit
samples at a rate of DMCLK/8. The modulator noise-shapes the
signal so that errors inherent to the process are minimized in
the pass band of the converter. The bit-stream output of the
sigma-delta modulator is fed to the single bit DAC where it is
converted to an analog voltage.
ANALOG SMOOTHING FILTER AND PGA
The output of the single bit DAC is sampled at DMCLK/8,
therefore it is necessary to filter the output to reconstruct the
low frequency signal. The decoder’s analog smoothing filter
consists of a continuous-time filter preceded by a third-order
switched-capacitor filter. The continuous-time filter forms
part of the output programmable gain amplifier (PGA).
The PGA can be used to adjust the output signal level from
15 dB to +6 dB in 3 dB steps, as shown in Table 9. The PGA
gain is set by bits OGS0, OGS1, and OGS2 (CRD:4-6) in
Control Register D.
Table 9. PGA Settings for the Decoder Channel
OGS2
OGS1
OGS0
Gain (dB)
0
+6
0
1
+3
0
1
0
1
3
1
0
6
1
0
1
9
1
0
12
1
15
DIFFERENTIAL OUTPUT AMPLIFIERS
The decoder has a differential analog output pair (VOUTP and
VOUTN). The output channel can be muted by setting the
MUTE bit (CRD:7) in Control Register D. The output signal is
dc-biased to the codec’s on-chip voltage reference.
VOLTAGE REFERENCE
The AD73322L reference, REFCAP, is a band gap reference that
provides a low noise, temperature-compensated reference to the
DAC and ADC. A buffered version of the reference is also made
available on the REFOUT pin, and can be used to bias other
external analog circuitry. The reference has a default nominal
value of 1.2 V.
The reference output (REFOUT) can be enabled for biasing
external circuitry by setting the RU bit (CRC:6) of CRC.
INVERTING
OP AMPS
ANALOG
GAIN TAP
ANALOG
LOOP-BACK
SELECT
INVERT
SINGLE-
ENDED
ENABLE
00691-018
CONTINUOUS
TIME
LOW-PASS
FILTER
VREF
VFBN1
VINN1
VINP1
VFBP1
VOUTP1
VOUTN1
AD73322L
+6/–15dB
PGA
0/38dB
PGA
GAIN
±1
REFCAP
REFOUT
REFERENCE
VREF
Figure 18. Analog Input/Output Section
相關PDF資料 |
PDF描述 |
|---|---|
| AD73360ARZ | IC PROCESSOR FRONTEND 6CH 28SOIC |
| AD7352YRUZ-500RL7 | IC ADC DUAL 12BIT 3MSPS 16TSSOP |
| AD7356YRUZ-500RL7 | IC ADC DUAL 12BIT 5MSPS 16TSSOP |
| AD7357YRUZ | IC ADC DUAL14BIT 4.2MSPS 16TSSOP |
| AD7367BRUZ-500RL7 | IC ADC 14BIT SAR 1MSPS 24TSSOP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD73322LYST | 制造商:Analog Devices 功能描述: |
| AD73322LYSTZ | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD73360 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Six-Input Channel Analog Front End |
| AD73360AR | 制造商:Analog Devices 功能描述:AFE General Purpose 6ADC 16-Bit 5V 28-Pin SOIC W 制造商:Analog Devices 功能描述:IC 16-BIT ADC |
| AD73360AR-REEL | 制造商:Analog Devices 功能描述:AFE General Purpose 6ADC 16-Bit 5V 28-Pin SOIC W T/R 制造商:Analog Devices 功能描述:AFE GEN PURPOSE 6ADC 16BIT 5V/5V/5V 28SOIC W - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。