- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374047 > AD7183 (Analog Devices, Inc.) Advanced Video Decoder with 10-Bit ADC and Component Input Support PDF資料下載
參數(shù)資料
| 型號： | AD7183 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Advanced Video Decoder with 10-Bit ADC and Component Input Support |
| 中文描述： | 先進的視頻解碼器，10位ADC和組件輸入支持 |
| 文件頁數(shù)： | 8/41頁 |
| 文件大?。?/td> | 484K |
| 代理商： | AD7183 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁
REV. 0
–8–
ADV7183
PIN FUNCTION DESCRIPTIONS (continued)
Pin
Mnemonic
Input/Output
Function
40, 47, 53, 56,
63
41, 43, 45, 57,
59, 61
AVSS
G
Ground for Analog Supply
AVSS1–6
G
Analog Input Channels. Ground if single-ended mode is selected. These
pins should be connected directly to REFOUT when differential mode is
selected.
Video Analog Input Channels
42, 44, 46, 58,
60, 62
48, 49
50
51
52
54, 55
64
65
AIN1–6
I
CAPY1–2
AVDD
REFOUT
CML
CAPC1–2
RESET
ISO
I
P
O
O
I
I/O
I
ADC Capacitor Network
Analog Supply Voltage (5 V)
Internal Voltage Reference Output
Common-Mode Level for ADC
ADC Capacitor Network
System Reset Input. Active Low.
Input Switch Over. A low to high transition on this input indicates to the
decoder core that the input video source has been changed externally and
configures the decoder to reacquire the new timing information of the new
source. This is useful in applications where external video muxes are used.
This input gives the advantage of faster locking to the external muxed
video sources. A low to high transition triggers this input.
TTL Address Input. Selects the MPU address:
MPU address = 88h ALSB = 0, disables I
2
C filter
MPU address = 8Ah ALSB = 1, enables I
2
C filter
MPU Port Serial Data Input/Output
MPU Port Serial Interface Clock Input
VREF or Vertical Reference Output Signal. Indicates start of next field.
VRESET
or Vertical Reset Output is a signal that indicates the beginning
of a new field. In SCAPI/CAPI mode this signal is one clock wide and
active low relative to CLKIN. It immediately follows the
HRESET
pixel,
and indicates that the next active pixel is the first active pixel of the next
field.
HREF or Horizontal Reference Output Signal. A dual-function pin
(enabled when Line-Locked Interface is selected, OM_SEL[1:0] = 0,0),
this signal is used to indicate data on the YUV output. The positive slope
indi
cates the beginning of a new active line; HREF is always 720 Y samples
long
.
HRESET
or Horizontal Reset Output (enabled when SCAPI or
CAPI is
selected, OM_SEL[1:0] = 0, 1 or 1, 0) is a signal that indicates the
beginning
of a new line of video. In SCAPI/CAPI this signal is one clock
cycle wide
and is output relative to CLKIN. It immediately follows the last
active pixel
of a line. The polarity is controlled via PHVR.
Asynchronous FIFO Read Enable Signal. A logical high on this pin enables
a read from the output of the FIFO.
DV or Data Valid Output Signal. In SCAPI/CAPI mode, DV performs two
functions, depending on whether SCAPI or CAPI is selected. It toggles
high when the FIFO has reached the AFF margin set by the user, and
remains high until the FIFO is empty. The alternative mode is where it can
be used to control FIFO reads for bursting information out of the FIFO. In
API mode DV indicates valid data in the FIFO, which includes both pixel
information and control codes. The polarity of this pin is controlled via PDV.
Output Enable Controls Pixel Port Outputs. A logic high will three-state
P19–P0.
ODD/EVEN Field Output Signal. An active state indicates that an even
field is being digitized. The polarity of this signal is controlled by the PF bit.
66
ALSB
I
67
68
69
SDATA
SCLK
VREF/
VRESET
I/O
I
O
70
HREF/
HRESET
O
77
RD
I
78
DV
O
79
OE
I
80
FIELD
O
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADV7185 | Professional NTSC/PAL Video Decoder with 10-Bit CCIR656 Output |
| ADV7185KST | Professional NTSC/PAL Video Decoder with 10-Bit CCIR656 Output |
| ADV7190KST | Video Encoder with Six 10-Bit DACs and Video Encoder with Six DAC Outputs |
| ADV7191 | Video Encoder with Six 10-Bit DACs and Video Encoder with Six DAC Outputs |
| ADV7191KST | Video Encoder with Six 10-Bit DACs and Video Encoder with Six DAC Outputs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7190 | 制造商:AD 制造商全稱:Analog Devices 功能描述:4.8 kHz Ultra-Low Noise 24-Bit Sigma-Delta ADC with PGA |
| AD7190_08 | 制造商:AD 制造商全稱:Analog Devices 功能描述:4.8 kHz Ultralow Noise 24-Bit Sigma-Delta ADC with PGA |
| AD7190BRUZ | 功能描述:IC ADC 2CH 24BIT W/PGA 24TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:microPOWER™ 位數(shù):8 采樣率（每秒）:1M 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤（4x4） 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個單端，單極 產(chǎn)品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6 |
| AD7190BRUZ | 制造商:Analog Devices 功能描述:IC, ADC, 24BIT, 4.8KSPS, TSSOP-24 |
| AD7190BRUZ-REEL | 功能描述:IC ADC 2CH 24BIT W/PGA 24TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。