參數(shù)資料
型號(hào): AD7183
廠商: Analog Devices, Inc.
英文描述: Advanced Video Decoder with 10-Bit ADC and Component Input Support
中文描述: 先進(jìn)的視頻解碼器,10位ADC和組件輸入支持
文件頁數(shù): 26/41頁
文件大小: 484K
代理商: AD7183
REV. 0
–26–
ADV7183
Table XVIII. Temporal Decimation Register (Subaddress 0E)
Bit Description Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Register Setting
TDE
1
0
1
Disabled
Enabled
Suppress Frames; Start with Even Field
Suppress Frames; Start with Odd Field
Suppress Even Fields Only
Suppress Odd Fields Only
Skip None
Skip 1 Field/Frame
Skip 2 Fields/Frames
Skip 3 Fields/Frames
Skip 4 Fields/Frames
Skip 5 Fields/Frames
Skip 6 Fields/Frames
Skip 7 Fields/Frames
Skip 8 Fields/Frames
Skip 9 Fields/Frames
Skip 10 Fields/Frames
Skip 11 Fields/Frames
Skip 12 Fields/Frames
Skip 13 Fields/Frames
Skip 14 Fields/Frames
Skip 15 Fields/Frames
Set to Zero
TDC[1:0]
2
0
0
1
1
0
1
0
1
TDR[3:0]
3
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
RESERVED
NOTES
1
Temporal Decimation Enable. Allows the user to enable/disable the temporal function. Configured using TDC[1:0] and TDR[3:0].
2
Temporal Decimation Control. Allows the user to select the suppression of selected fields of video.
3
Temporal Decimation Rate. Specifies how many fields/frames to be skipped before a valid one is output. As specified in the TDC[1:0] register.
0
Table XIX. Power Management Register (Subaddress 0F)
Bit Description Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Register Setting
PSC[1:0]
1
0
0
1
1
0
1
0
1
Full Operation
CVBS Input Only
Digital Only
Power Save Mode
Power-Down Controller by Pin
Power-Down Controller by Bit
Reference Functional
Reference in Power Save Mode
Clock Generator Functional
CG in Power Save Mode
System Functional
Power-Down
Normal Operation
Require Video Signal
PDBP
2
0
1
PS_REF
3
0
1
PS_CG
4
0
1
PWRDN
5
0
1
TRAQ
6
0
1
RESET
7
0
1
Resets Digital Core and I
2
C
NOTES
1
Power Save Control. Allows a set of different power save modes to be selected.
2
Power Down Bit Priority. There are two ways to shut down the digital core; the Power-Down Bit sets which has higher priority.
3
Power Save Reference. Allows the user to enable/disable the internal analog reference.
4
Power Save for the LLC Clock Generator
5
Power Down. Disables the input pads and powers down the 27 MHz clock.
6
Timing Reacquire. Will cause the part to reaquire the video signal and is the software version of the ISO pin. If bit is set will clear itself on the next 27 MHz clock
cycle.
7
Resets Digital Core and I
2
C self-clearing bit.
相關(guān)PDF資料
PDF描述
ADV7185 Professional NTSC/PAL Video Decoder with 10-Bit CCIR656 Output
ADV7185KST Professional NTSC/PAL Video Decoder with 10-Bit CCIR656 Output
ADV7190KST Video Encoder with Six 10-Bit DACs and Video Encoder with Six DAC Outputs
ADV7191 Video Encoder with Six 10-Bit DACs and Video Encoder with Six DAC Outputs
ADV7191KST Video Encoder with Six 10-Bit DACs and Video Encoder with Six DAC Outputs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7190 制造商:AD 制造商全稱:Analog Devices 功能描述:4.8 kHz Ultra-Low Noise 24-Bit Sigma-Delta ADC with PGA
AD7190_08 制造商:AD 制造商全稱:Analog Devices 功能描述:4.8 kHz Ultralow Noise 24-Bit Sigma-Delta ADC with PGA
AD7190BRUZ 功能描述:IC ADC 2CH 24BIT W/PGA 24TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:microPOWER™ 位數(shù):8 采樣率(每秒):1M 數(shù)據(jù)接口:串行,SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤(4x4) 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個(gè)單端,單極 產(chǎn)品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6
AD7190BRUZ 制造商:Analog Devices 功能描述:IC, ADC, 24BIT, 4.8KSPS, TSSOP-24
AD7190BRUZ-REEL 功能描述:IC ADC 2CH 24BIT W/PGA 24TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率(每秒):45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個(gè)單端,單極