- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2062 > AD7148ACPZ-1REEL (Analog Devices Inc)IC CAP-TO-DGTL CONV PROG 16LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD7148ACPZ-1REEL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 19/57頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CAP-TO-DGTL CONV PROG 16LFCSP |
| 標準包裝： | 5,000 |
| 類型： | 電容性 |
| 觸摸面板接口： | 2 線 |
| 輸入數(shù)/鍵： | 8 鍵 |
| 分辨率（位）： | 16 b |
| 數(shù)據(jù)接口： | I²C，串行 |
| 數(shù)據(jù)速率/采樣率 (SPS，BPS)： | 250k |
| 電壓基準： | 內(nèi)部 |
| 電源電壓： | 2.6 V ~ 3.3 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-VQFN 裸露焊盤，CSP |
| 供應商設備封裝： | 16-LFCSP |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁
AD7148
Rev. A | Page 25 of 56
07
15
5-
0
34
Σ-Δ
16-BIT
CDC
16
STAGEx_MAX_WORD0
STAGEx_MAX_WORD1
STAGEx_MAX_WORD2
STAGEx_MAX_WORD3
STAGEx_MAX_AVG
BANK 3 REGISTERS
STAGEx_HIGH_THRESHOLD
BANK 3 REGISTERS
STAGEx_MAX_TEMP
BANK 3 REGISTERS
STAGEx_MIN_WORD0
STAGEx_MIN_WORD1
STAGEx_MIN_WORD2
STAGEx_MIN_WORD3
STAGEx_MIN_AVG
BANK 3 REGISTER3
STAGEx_LOW_THRESHOLD
BANK 3 REGISTERS
STAGEx_MIN_TEMP
BANK 3 REGISTERS
MAX LEVEL
DETECTION
LOGIC
MIN LEVEL
DETECTION
LOGIC
Figure 35. Tracking the Minimum and Maximum Average Sensor Values
Table 14. Additional Information About Environmental Calibration and Adaptive Threshold Registers
Bit
Register
Location
Description
NEG_THRESHOLD_SENSITIVITY
Bank 2
Used in Equation 2. This value is programmed once at startup.
NEG_PEAK_DETECT
Bank 2
Used by internal adaptive threshold logic only.
The NEG_PEAK_DETECT is set to a percentage of the difference between the ambient
CDC value and the minimum average CDC value. If the output of the CDC gets within
the NEG_PEAK_DETECT percentage of the minimum average, only then is the minimum
average value updated.
POS_THRESHOLD_SENSITIVITY
Bank 2
Used in Equation 1. This value is programmed once at startup.
POS_PEAK_DETECT
Bank 2
Used by internal adaptive threshold logic only.
The POS_PEAK_DETECT is set to a percentage of the difference between the ambient
CDC value and the maximum average CDC value. If the output of the CDC gets within
the POS_PEAK_DETECT percentage of the maximum average, only then is the maximum
average value updated.
STAGEx_OFFSET_LOW
Bank 2
Used in Equation 2. An initial value (based on sensor characterization) is programmed
into this register at startup. The AD7148 on-chip calibration algorithm automatically
updates this register based on the amount of sensor drift due to changing ambient
conditions. Set to 80% of the STAGEx_OFFSET_LOW_CLAMP value.
STAGEx_OFFSET_HIGH
Bank 2
Used in Equation 1. An initial value (based on sensor characterization) is programmed
into this register at startup. The AD7148 on-chip calibration algorithm automatically
updates this register based on the amount of sensor drift due to changing ambient
conditions. Set to 80% of the STAGEx_OFFSET_HIGH_CLAMP value.
STAGEx_OFFSET_HIGH_CLAMP
Bank 2
Used by internal environmental calibration and adaptive threshold algorithms only.
An initial value (based on sensor characterization) is programmed into this register at
startup. The value in this register prevents a user from causing sensor output value to
exceed the expected nominal value.
Set to the maximum expected sensor response, maximum change in CDC output code.
STAGEx_OFFSET_LOW_CLAMP
Bank 2
Used by internal environmental calibration and adaptive threshold algorithms only.
An initial value (based on sensor characterization) is programmed into this register at
startup. The value in this register prevents a user from causing sensor output value to
exceed the expected nominal value.
Set to the minimum expected sensor response, minimum change in CDC output code .
STAGEx_SF_AMBIENT
Bank 3
Used in Equation 1 and Equation 2. This is the ambient sensor output, when the sensor
is not touched, as calculated using the slow FIFO.
STAGEx_HIGH_THRESHOLD
Bank 3
Equation 1 value.
STAGEx_LOW_THRESHOLD
Bank 3
Equation 2 value.
相關PDF資料 |
PDF描述 |
|---|---|
| AD734BQ | IC MULTIPLIER 4-QUADRANT 14-CDIP |
| AD790SQ | IC COMPARATOR PREC W/LATCH 8CDIP |
| AD8013ANZ | IC OPAMP SINGLE 14DIP |
| AD8023ARZ | IC AMP VIDEO TRIPLE HC 14-SOIC |
| AD8073JNZ | IC VIDEO AMP TRIPLE 14-DIP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD7150 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Ultra Low Power, 2 Channel, Capacitance Converter for Proximity Sensing |
| AD7150BRMZ | 功能描述:IC CAP CONV 2CH ULT LP 10MSOP RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關文件:Automotive Product Guide 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:20-TSSOP 包裝:管件 |
| AD7150BRMZ-REEL | 功能描述:IC CAP CONV 2CH ULT LP 10MSOP RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關文件:Automotive Product Guide 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:20-TSSOP 包裝:管件 |
| AD7151 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Ultra-Low Power, 1-Channel, Capacitance Converter for Proximity Sensing |
| AD7151BRMZ | 功能描述:IC CAP CONV 1CH ULT LP 10MSOP RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關文件:Automotive Product Guide 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:20-TSSOP 包裝:管件 |
發(fā)布緊急采購，3分鐘左右您將得到回復。