- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1979 > AD571JD (Analog Devices Inc)IC ADC 10BIT MONO W/CLK 18-CDIP PDF資料下載
參數(shù)資料
| 型號： | AD571JD |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 3/8頁 |
| 文件大小： | 0K |
| 描述： | IC ADC 10BIT MONO W/CLK 18-CDIP |
| 產(chǎn)品變化通告： | Redesign Change 26/Apr/2012 |
| 標準包裝： | 1 |
| 位數(shù)： | 10 |
| 采樣率（每秒）： | 25k |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 800mW |
| 電壓電源： | 雙 ± |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 18-CDIP（0.300"，7.62mm） |
| 供應商設(shè)備封裝： | 18-CDIP |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 1 個單端，單極；1 個單端，雙極 |
AD571
REV.
–3–
ABSOLUTE MAXIMUM RATINGS
V+ to Digital Common
AD571J . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0 V to +7 V
AD571K . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0 V to +16.5 V
V– to Digital Common . . . . . . . . . . . . . . . . . . . 0 V to –16.0 V
Analog Common to Digital Common . . . . . . . . . . . . . . .
±1 V
Analog Input to Analog Common . . . . . . . . . . . . . . . . .
±15 V
Control Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0 V to V+
Digital Outputs (Blank Mode) . . . . . . . . . . . . . . . . . . 0 V to V+
Power Dissipation. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 800 mW
CIRCUIT DESCRIPTION
The AD571 is a complete 10-bit A/D converter which requires
no external components to provide the complete successive-
approximation analog-to-digital conversion function. A block
diagram of the AD571 is shown on front page of this data sheet.
Upon receipt of the
CONVERT command, the internal 10-bit
current output DAC is sequenced by the I
2L successive-
approximation register (SAR) from its most-significant bit
(MSB) to least-significant bit (LSB) to provide an output cur-
rent which accurately balances the input signal current through
the 5 k
Ω input resistor. The comparator determines whether the
addition of each successively-weighted bit current causes the
DAC current sum to be greater or less than the input current; if
the sum is less the bit is left on, if more, the bit is turned off. Af-
ter testing all the bits, the SAR contains a 10-bit binary code
which accurately represents the input signal to within
±1/2 LSB
(0.05%).
Upon completion of the sequence, the SAR sends out a
DATA
READY signal (active low), which also brings the three-state
buffers out of their “open” state, making the bit output lines be-
come active high or low, depending on the code in the SAR.
When the BLANK and
CONVERT line is brought high, the
output buffers again go “open”, and the SAR is prepared for
another conversion cycle. Details of the timing are given in the
Control and Timing section.
The temperature compensated buried Zener reference provides
the primary voltage reference to the DAC and guarantees excel-
lent stability with both time and temperature. The bipolar offset
input controls a switch which allows the positive bipolar offset
current (exactly equal to the value of the MSB less 1/2 LSB)
to be injected into the summing (+) node of the comparator to
offset the DAC output. Thus the nominal 0 V to +10 V unipo-
lar input range becomes a –5 V to +5 V range. The 5 k
Ω thin-
film input resistor is trimmed so that with a full-scale input
signal, an input current will be generated which exactly matches
the DAC output with all bits on. (The input resistor is trimmed
slightly low to facilitate user trimming, as discussed on the next
page.)
POWER SUPPLY SELECTION
The AD571 is designed for optimum performance using a +5 V
and –15 V supply, for which the AD571J and AD571S are
specified. AD571K will also operate with up to a +15 V supply,
which allows direct interface to CMOS logic. The input logic
threshold is a function of V+ as shown in Figure 1. The supply
current drawn by the device is a function of both V+ and the
operating mode (BLANK or CONVERT). These supply cur-
rents variations are shown in Figure 2. The supply currents
change only moderately over temperature as shown in Figure 6.
V+ – Volts
9
4
1
516
6
V
TH
–
Volts
7
8
9
10
1112
1314
15
8
5
3
2
7
6
Figure 1. Logic Threshold (AD571K Only)
V+/V– – Volts
12
4
1
516
67
8
SUPPLY
CURRENT
–
mA
9
1011
12
13
1415
11
5
3
2
10
6
7
8
9
I–, CONVERT MODE
AIN = 0 to +10V
I–, BLANK MODE
I+, CONVERT MODE
VIN = 0V
I+, CONVERT MODE
VIN = +10V
I+, BLANK MODE
4.5
Figure 2. Supply Currents vs. Supply Levels and
Operating Modes
CONNECTING THE AD571 FOR STANDARD OPERATION
The AD571 contains all the active components required to per-
form a complete A/D conversion. For most situations, all that is
necessary is connection of the power supply (+5 V and –15 V), the
analog input, and the conversion start pulse. However, there are
some features and special connections which should be consid-
ered for optimum performance. The functional pinout is shown
in Figure 3.
B
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD5725BRSZ-REEL | IC DAC 12BIT QUAD PAR 28-SSOP |
| AD5735ACPZ-REEL7 | IC DAC QUAD VOLT CUR 64LFCSP |
| AD5737ACPZ | IC DAC QUAD 12BIT CUR 64-LFCSP |
| AD573JD | IC ADC 10BIT SAR REG 20-CDIP |
| AD5744RCSUZ-REEL7 | IC DAC QUAD 14BIT 1LSB 32TQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD571JD/+ | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD571K | 制造商:AD 制造商全稱:Analog Devices 功能描述:10-Bit A/D Converter |
| AD571KD | 制造商:Analog Devices 功能描述:ADC Single SAR 10-bit Parallel 18-Pin SBCDIP |
| AD571KD/+ | 制造商:Analog Devices 功能描述:ADC SGL SAR 10-BIT PARALLEL 18PIN SBCDIP - Rail/Tube 制造商:Rochester Electronics LLC 功能描述:IC, MONO 10-BIT A/D CONV - Bulk |
| AD571S | 制造商:AD 制造商全稱:Analog Devices 功能描述:10-Bit A/D Converter |
發(fā)布緊急采購，3分鐘左右您將得到回復。