- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375230 > AD1846JP (ANALOG DEVICES INC) Low Cost Parallel-Port 16-Bit SoundPort Stereo Codec PDF資料下載
參數(shù)資料
| 型號： | AD1846JP |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | Low Cost Parallel-Port 16-Bit SoundPort Stereo Codec |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQCC68 |
| 封裝： | PLASTIC, LCC-68 |
| 文件頁數(shù)： | 14/28頁 |
| 文件大小： | 277K |
| 代理商： | AD1846JP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD1846
REV. A
–14–
PIO Data R egisters (ADR 1:0 = 3)
AD R1:0
D ata 7
3
3
D ata 6
C D 6
PD 6
D ata 5
C D 5
PD 5
D ata 4
C D 4
PD 4
D ata 3
C D 3
PD 3
D ata 2
C D 2
PD 2
D ata 1
C D 1
PD 1
D ata 0
C D 0
PD 0
C D 7
PD 7
T he PIO Data Registers are two registers mapped to the same address. Writes send data to the PIO Playback Data Register (PD7:0).
Reads will receive data from the PIO Capture Data Register (CD7:0).
During AD1846 initialization, the PIO Playback Data Register cannot be written and the Capture Data Register is always read
“1000 0000 (80h).”
CD7:0
PIO Capture Data Register. T his is the control register where capture data is read during programmed I/O data transfers.
T he reading of this register will increment the state machine so that the following read will be from the next appropriate
byte in the sample. T he exact byte which is next to be read can be determined by reading the Status Register. Once all rel-
evant bytes have been read, the state machine will stay pointed to the last byte of the sample until a new sample is received
from the ADCs. Once this has occurred, the state machine and status register will point to the first byte of the sample.
Until a new sample is received, reads from this register will return the most significant byte of the sample.
PD7:0
PIO Playback Data Register. T his is the control register where playback data is written during programmed I/O data
transfers.
Writing data to this register will increment the playback byte tracking state machine so that the following write will be to
the correct byte of the sample. Once all bytes of a sample have been written, subsequent byte writes to this port are ig-
nored. T he state machine is reset when the current sample is sent to the DACs.
Indirect Control Register Definitions
T he following control registers are accessed by writing index values to IX A3:0 in the Index Address Register (ADR1:0 = 0) followed
by a read/write to the Indexed Data Register (ADR1:0 = 1).
Left Input Control (IX A3:0 = 0)
IX A3:0
0
D ata 7
L SS1
D ata 6
L SS0
D ata 5
L MGE
D ata 4
res
D ata 3
L IG3
D ata 2
L IG2
D ata 1
L IG1
D ata 0
L IG0
LIG3:0
res
LMGE
LSS1:0
Left input gain select. T he least significant bit of this gain select represents +1.5 dB. Maximum gain is +22.5 dB.
Reserved for future expansion. Always write a zero to this bit.
Left Input Microphone Gain Enable. Setting this bit will enable the +18 dB digital gain of the left mic input signal.
Left Input Source Select. T hese bits select the input source for the left gain stage preceding the left ADC.
0
Left Line Source Selected
1
Left Auxiliary 1 Source Selected
2
Left Microphone Source Selected
3
Left Line Post-Mixed DAC Output Source Selected
T his register’s initial state after reset is “000x 0000.”
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD1849KP | Serial-Port 16-Bit SoundPort Stereo Codec |
| AD1851 | 16-Bit, 16×Fs PCM Audio DACs(16位,單片PCM音頻D/A轉(zhuǎn)換器) |
| AD1892JR | Integrated Digital Receiver/Rate Converter |
| AD1892JRRL | Integrated Digital Receiver/Rate Converter |
| AD1892 | Integrated Digital Receiver/Rate Converter(數(shù)字音頻接收器/采樣率轉(zhuǎn)換器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD1846JP-REEL | 制造商:Analog Devices 功能描述: |
| AD1847 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Serial-Port 16-Bit SoundPort Stereo Codec |
| AD1847JP | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD1847JP-REEL | 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel |
| AD1847JST | 制造商:AD 制造商全稱:Analog Devices 功能描述:Serial-Port 16-Bit SoundPort Stereo Codec |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。