參數(shù)資料
型號: 9S12H256BDGV1
英文描述: 9S12H256B Device Guide
中文描述: 9S12H256B設(shè)備指南
文件頁數(shù): 79/130頁
文件大?。?/td> 2171K
代理商: 9S12H256BDGV1
79
Section 5 Resets and Interrupts
5.1 Overview
Consult the Exception Processing section of the HCS12 Core User Guide for information on resets and
interrupts.
5.2 Vectors
5.2.1 Vector Table
Table 5-1
lists interrupt sources and vectors in default order of priority.
Table 5-1 Reset and Interrupt Vector Table
Vector Address
Interrupt Source
CCR
Mask
None
None
None
None
None
X-Bit
I-Bit
I-Bit
I-Bit
I-Bit
I-Bit
I-Bit
I-Bit
I-Bit
I-Bit
I-Bit
I-Bit
I-Bit
I-Bit
I-Bit
Local Enable
HPRIO Value
to Elevate
-
-
-
-
-
-
$F2
$F0
$EE
$EC
$EA
$E8
$E6
$E4
$E2
$E0
$DE
$DC
$DA
$D8
$FFFE, $FFFF
$FFFC, $FFFD
$FFFA, $FFFB
$FFF8, $FFF9
$FFF6, $FFF7
$FFF4, $FFF5
$FFF2, $FFF3
$FFF0, $FFF1
$FFEE, $FFEF
$FFEC, $FFED
$FFEA, $FFEB
$FFE8, $FFE9
$FFE6, $FFE7
$FFE4, $FFE5
$FFE2, $FFE3
$FFE0, $FFE1
$FFDE, $FFDF
$FFDC, $FFDD
$FFDA, $FFDB
$FFD8, $FFD9
External or Power On Reset
Clock Monitor fail reset
COP failure reset
Unimplemented instruction trap
SWI
XIRQ
IRQ
Real Time Interrupt
Timer channel 0
Timer channel 1
Timer channel 2
Timer channel 3
Timer channel 4
Timer channel 5
Timer channel 6
Timer channel 7
Timer overflow
Pulse accumulator A overflow
Pulse accumulator input edge
SPI
None
COPCTL (CME, FCME)
COP rate select
None
None
None
INTCR (IRQEN)
RTICTL (RTIE)
TIE (C0I)
TIE (C1I)
TIE (C2I)
TIE (C3I)
TIE (C4I)
TIE (C5I)
TIE (C6I)
TIE (C7I)
TSCR2 (TOI)
PACTL (PAOVI)
PACTL (PAI)
SP0CR1 (SPIE)
SC0CR2
(TIE, TCIE, RIE, ILIE)
SC1CR2
(TIE, TCIE, RIE, ILIE)
ATDCTL2 (ASCIE)
Reserved
I-Bit
PTJIF (PTJIE)
I-Bit
PTHIF (PTHIE)
Reserved
$FFD6, $FFD7
SCI0
I-Bit
$D6
$FFD4, $FFD5
SCI1
I-Bit
$D4
$FFD2, $FFD3
$FFD0, $FFD1
$FFCE, $FFCF
$FFCC, $FFCD
$FFCA, $FFCB
ATD0
I-Bit
$D2
Port J
Port H
$CE
$CC
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.
相關(guān)PDF資料
PDF描述
9S12KT256DGV1 MC9S12KT256 Device User Guide
9S12T64AF16V1 9S12T64 Device Guide
9S12XDP512DGV1 Device User Guide for Mask Set 0L40V ( First Silicon)
9S12XDP512DGV2 Device User Guide for Mask Set L15Y - (Second Silicon - Enhanced Feature Set)
9V3 ELEMENT 10 MICRON E MEDIA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
9S12HN64 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:16-bit Microcontroller
9S12HZ128 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:16-bit Microcontroller
9S12HZ256 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:16-bit Microcontroller
9S12HZ64 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:16-bit Microcontroller
9S12KT256DGV1 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MC9S12KT256 Device User Guide