- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360656 > 9S12B128DGV1 9S12B128 Device Guide PDF資料下載
參數(shù)資料
| 型號： | 9S12B128DGV1 |
| 英文描述： | 9S12B128 Device Guide |
| 中文描述： | 9S12B128設備指南 |
| 文件頁數(shù)： | 92/128頁 |
| 文件大?。?/td> | 1823K |
| 代理商： | 9S12B128DGV1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁當前第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁
Device User Guide — 9S12B128DGV1/D V01.11
92
beyond the power supply levels that it ties to. If the input level goes outside of this range it will effectively
be clipped.
Table A-11 ATD Operating Characteristics In 3.3V Range
A.2.3 Factors influencing accuracy
Three factors - source resistance, source capacitance and current injection - have an influence on the
accuracy of the ATD.
A.2.3.1 Source Resistance:
Due to the input pin leakage current as specified in
Table A-6
in conjunction with the source resistance
there will be a voltage drop from the signal source to the ATD input. The maximum source resistance R
S
specifies results in an error of less than 1/2 LSB (2.5mV) at the maximum leakage current. If device or
operatingconditionsarelessthanworstcaseorleakage-inducederrorisacceptable,largervaluesofsource
resistance is allowed.
A.2.3.2 Source Capacitance
When sampling an additional internal capacitor is switched to the input. This can cause a voltage drop due
to charge sharing with the external and the pin capacitance. For a maximum sampling error of the input
voltage
≤
1LSB, then the external filter capacitor, C
f
≥
1024 * (C
INS
- C
INN
).
Conditions are shown in
Table A-4
unless otherwise noted. Supply Voltage 3.3V-10% <= V
DDA
<= 3.3V+10%
Num C
Rating
Symbol
Min
Typ
Max
Unit
1
D
Reference Potential
Low
High
V
RL
V
RH
V
SSA
V
DDA
/2
3.0
V
DDA
/2
V
DDA
3.6
V
V
2
C Differential Reference Voltage
1
NOTES
:
1. Full accuracy is not guaranteed when differential voltage is less than 3.0V
2. The minimum time assumes a final sample period of 2 ATD clocks cycles while the maximum time assumes a final sample
period of 16 ATD clocks.
V
RH
-V
RL
f
ATDCLK
3.3
V
3
D ATD Clock Frequency
0.5
2.0
MHz
4
D
ATD 10-Bit Conversion Period
Clock Cycles
2
Conv, Time at 2.0MHz ATD Clock f
ATDCLK
N
CONV10
T
CONV10
14
7
28
14
Cycles
μ
s
5
D
ATD 8-Bit Conversion Period
Clock Cycles
2
Conv, Time at 2.0MHz ATD Clock f
ATDCLK
N
CONV8
T
CONV8
12
6
26
13
Cycles
μ
s
6
D Recovery Time (V
DDA
=3.3 Volts)
t
REC
I
REF
20
μ
s
7
P Reference Supply current
0.500
mA
相關PDF資料 |
PDF描述 |
|---|---|
| 9S12C128DGV1 | MC9S12C Family Device User Guide |
| 9S12D32DGV1 | 9S12DGDJ64DGV1 Device Guide. also covers 9S12D64. 9S12A64. 9S12D32. and 9S12A32 devices |
| 9S12DJ64DGV1 | 9S12DJ64DG Device Guide. also covers 9S12D64. 9S12A64. 9S12D32 and 9S12A32 devices |
| 9S12DJ64-ZIP_PART2 | MC9S12DJ64 Users Guides. zip format. part 2 |
| 9S12DP256BDGV2 | 9S12Dx256B Device Guide. also covers C derivatives and 9S12Ax256 devices |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 9S12C128DGV1 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MC9S12C Family Device User Guide |
| 9S12D32DGV1 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:9S12DGDJ64DGV1 Device Guide. also covers 9S12D64. 9S12A64. 9S12D32. and 9S12A32 devices |
| 9S12DJ64DGV1 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:9S12DJ64DG Device Guide. also covers 9S12D64. 9S12A64. 9S12D32 and 9S12A32 devices |
| 9S12DP256BDGV1 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Automotive applications |
| 9S12DP256BDGV2 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:9S12Dx256B Device Guide. also covers C derivatives and 9S12Ax256 devices |
發(fā)布緊急采購，3分鐘左右您將得到回復。