- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360656 > 9S12B128DGV1 9S12B128 Device Guide PDF資料下載
參數(shù)資料
| 型號： | 9S12B128DGV1 |
| 英文描述： | 9S12B128 Device Guide |
| 中文描述： | 9S12B128設備指南 |
| 文件頁數(shù)： | 105/128頁 |
| 文件大?。?/td> | 1823K |
| 代理商： | 9S12B128DGV1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁當前第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁
Device User Guide —9S12B128DGV1/D V01.11
105
A.5 Reset, Oscillator and PLL
This section summarizes the electrical characteristics of the various startup scenarios for Oscillator and
Phase-Locked-Loop (PLL).
A.5.1 Startup
Table A-19
summarizes several startup characteristics explained in this section. Detailed description of
the startup behavior can be found in the Clock and Reset Generator (CRG) Block User Guide.
Table A-19 Startup Characteristics
A.5.1.1 POR
ThereleaselevelV
PORD
(see
Table A-17
)andtheassertlevelV
PORA
(see
Table A-17
)arederivedfrom
the V
DD
Supply. They are also valid if the device is powered externally. After releasing the POR reset the
oscillator and the clock quality check are started. If after a time t
CQOUT
no valid oscillation is detected, the
MCU will start using the internal self clock. The fastest startup time possible is given by n
uposc
.
A.5.1.2 LVR
The assert level V
LVRA
(see
Table A-17
) is derived from the V
DD
Supply. After releasing the LVR reset
the oscillator and the clock quality check are started. If after a time t
CQOUT
no valid oscillation is detected,
the MCU will start using the internal self clock. The fastest startup time possible is given by n
uposc
.
A.5.1.3 SRAM Data Retention
Provided an appropriate external reset signal is applied to the MCU, preventing the CPU from executing
codewhenVDD5isoutofspecificationlimits,theSRAMcontentsintegrityisguaranteedifafterthereset
the PORF bit in the CRG Flags Register has not been set.
A.5.1.4 External Reset
When external reset is asserted for a time greater than PW
RSTL
the CRG module generates an internal
reset, and the CPU starts fetching the reset vector without doing a clock quality check, if there was an
oscillation before reset.
Conditions are shown in
Table A-4
unless otherwise noted
Num C
Rating
Symbol
Min
Typ
Max
Unit
1
D Reset input pulse width, minimum input time
PW
RSTL
2
t
osc
2
D Startup from Reset
n
RST
192
196
n
osc
3
D Interrupt pulse width, IRQ edge-sensitive mode
PW
IRQ
20
ns
4
D Wait recovery startup time
t
WRS
14
t
cyc
5
T Voltage Regulator Return from Pseudo Stop
t
vup
100
μ
s
相關PDF資料 |
PDF描述 |
|---|---|
| 9S12C128DGV1 | MC9S12C Family Device User Guide |
| 9S12D32DGV1 | 9S12DGDJ64DGV1 Device Guide. also covers 9S12D64. 9S12A64. 9S12D32. and 9S12A32 devices |
| 9S12DJ64DGV1 | 9S12DJ64DG Device Guide. also covers 9S12D64. 9S12A64. 9S12D32 and 9S12A32 devices |
| 9S12DJ64-ZIP_PART2 | MC9S12DJ64 Users Guides. zip format. part 2 |
| 9S12DP256BDGV2 | 9S12Dx256B Device Guide. also covers C derivatives and 9S12Ax256 devices |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| 9S12C128DGV1 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MC9S12C Family Device User Guide |
| 9S12D32DGV1 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:9S12DGDJ64DGV1 Device Guide. also covers 9S12D64. 9S12A64. 9S12D32. and 9S12A32 devices |
| 9S12DJ64DGV1 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:9S12DJ64DG Device Guide. also covers 9S12D64. 9S12A64. 9S12D32 and 9S12A32 devices |
| 9S12DP256BDGV1 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Automotive applications |
| 9S12DP256BDGV2 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:9S12Dx256B Device Guide. also covers C derivatives and 9S12Ax256 devices |
發(fā)布緊急采購，3分鐘左右您將得到回復。