
Philips Semiconductors
ISP1581
Hi-Speed USB interface device
Product data
Rev. 05 — 26 February 2003
6 of 78
9397 750 10766
Koninklijke Philips Electronics N.V. 2003. All rights reserved.
DIOR
14
I/O
DMA read strobe (programmable polarity); direction
depends on bit MASTER in the DMA Hardware register
(DMA slave: input, DMA master: output); see
Table 35 and
bidirectional pad; push pull output; 5 ns slew rate control;
TTL; 5 V tolerant.
DIOW
15
I/O
DMA write strobe (programmable polarity); direction
depends on bit MASTER in the DMA Hardware register
(DMA slave: input, DMA master: output); see
Table 35 and
bidirectional pad; push pull output; 5 ns slew rate control;
TTL; 5 V tolerant.
INTRQ
16
I
interrupt request input from ATA/ATAPI peripheral
input pad; TTL with hysteresis; 5 V tolerant; internal
pull-down resistor.
17
O
chip select output for ATA/ATAPI device; see
Table 33 and
CMOS output; 5 ns slew rate control
18
O
chip select output for ATA/ATAPI device; see
Table 33 and
CMOS output; 5 ns slew rate control
BUS_CONF/
19
I/O
during power-up: input to select the bus conguration;
0 — Split Bus mode; multiplexed 8-bit address/data bus on
1 — Generic Processor mode; separate 8-bit address on
AD[7:0], 16-bit processor data bus on DATA[15:0]. DMA is
multiplexed on the processor bus as DATA[15:0].
normal operation: address output to select the task le
register of an ATA/ATAPI device.
bidirectional pad; push pull output; 5 ns slew rate control;
TTL; 5 V tolerant
MODE0
20
I/O
during power-up: input to select the read/write strobe
functionality in generic processor mode; see
Table 33 and
0 — Motorola style: pin 26 is R/W and pin 27 is DS
1 — 8051 style: pin 26 is RD and pin 27 is WR
normal operation: address output to select the task le
register of an ATA/ATAPI device
bidirectional pad; push pull output; 5 ns slew rate control;
TTL; 5 V tolerant
21
O
address output to select the task le register of an
CMOS output; 5 ns slew rate control
Table 2:
Pin description for LQFP64 …continued
Symbol[1]
Pin
Type[2]
Description