參數(shù)資料
型號: 935264533557
廠商: NXP SEMICONDUCTORS
元件分類: 消費家電
英文描述: SPECIALTY CONSUMER CIRCUIT, PQFP100
封裝: SOT-317, MQFP-100
文件頁數(shù): 41/43頁
文件大?。?/td> 254K
代理商: 935264533557
1999 March 01
7
Philips Semiconductors
Product specication
Single chip DVB-C channel receiver
VES1820X
INPUT - OUTPUT SIGNAL DESCRIPTION
SYMBOL
PIN NUMBER
TYPE
DESCRIPTION
CLR#
27
I
The CLR# input is asynchronous and active low, and clears the
VES1820X. When CLR# goes low, the circuit immediately enters its
RESET mode and normal operation will resume 4 XIN falling edges
later after CLR# returned high. The I2C register contents are all
initialized to their default values. The minimum width of CLR# at low
level is 4 XIN clock periods.
XIN
2
I
XTAL oscillator input pin. Typically a fundamental XTAL oscillator is
connected between the XIN and XOUT pins (see typical application
on FIGURE 10 page 15). The XTAL frequency MUST be chosen so
that the system frequency SYSCLK (= XIN * multiplying factor of the
PLL) equals to 1.6 times the tuner output Intermediate Frequency :
SYSCLK = 1.6 x IF.
XOUT
3
O
XTAL oscillator output pin. Typically a fundamental XTAL oscillator is
connected between the XIN and XOUT pins (see typical application
FIGURE 10 page 15).
SACLK
18
O
(5V)
Sampling CLocK. This output clock can be fed to an external 9-bit
ADC as the sampling clock.SACLK = SYSCLK/2.
FI[8:0]
5,6,7,8,12,
13,14,15,16
I
FI [8:0] is the 9-bit input of the IF signal. FI[8:0] is the output of an
external A/D converter. FI[8] is the MSB. When not used, must be
tied to ground.
VAGC
20
O
(5V)
PWM encoded output signal for AGC. This signal is typically fed to
the AGC amplifier through a single RC network (see typical
application FIGURE 11 page 16). The maximum signal frequency on
VAGC output is XIN/16. AGC information is refreshed every 1024
symbols.
DO[7:0]
46,49,50,51
52,53,54,55
O
(3.3V)
Data Output bus . These 8-bit parallel data are the outputs of the
VES1820X after demodulation, de-interleaving, RS decoding and de-
scrambling.
When one of the two possible parallel interfaces is selected
(Parameter SERINT=0, index 20
16)
then DO[7:0] is the transport
stream output.
When the serial interface is selected (Parameter SERINT=1, index
20
16) then the serial output is on pin DO[0] (pin 55).
OCLK
44
O
(3.3V)
Output CLock. OCLK is the output clock for the parallel DO[7:0]
outputs. OCLK is internally generated depending on which interface
is selected.
DEN
45
O
(3.3V)
Data ENable : this output signal is high when there is a valid data on
output bus DO[7 :0].
UNCOR
42
O
(3.3V)
UNCORrectable packet. This output signal is high when the provided
packet is uncorrectable (during the 188 bytes of the packet). The
uncorrectable packet is not affected by the Reed Solomon decoder,
but the MSB of the byte following the sync. byte is forced 1 for
the MPEG2 process : Error Flag Indicator (if RSI and IEI are set low
in the I2C table).
PSYNC
43
O
(3.3V)
Pulse SYNChro. This output signal goes high when the sync byte
(47
16) is provided, then it goes low until the next sync byte. If the
serial interface is selected, then PSYNC is high only during the first
bit of the sync byte (47
16). See FIGURE 8 page 14.
TESTO[16:0]
78,77,76,75,74
71,70,69,68,67
64,63,62,61,60
57,56
O
(3.3V)
TESTO [16:0] is 17-bit Test output bus.
相關(guān)PDF資料
PDF描述
935264539557 SPECIALTY CONSUMER CIRCUIT, PQFP100
935266871557 SPECIALTY CONSUMER CIRCUIT, PBGA292
935266917557 SPECIALTY CONSUMER CIRCUIT, PBGA292
935268386557 SPECIALTY CONSUMER CIRCUIT, PBGA292
935267050025 SPECIALTY CONSUMER CIRCUIT, UUC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
935267356112 制造商:NXP Semiconductors 功能描述:IC TEA1507PN
935268081112 制造商:NXP Semiconductors 功能描述:SUB ONLY IC
935268721125 制造商:NXP Semiconductors 功能描述:Buffer/Line Driver 1-CH Non-Inverting 3-ST CMOS 5-Pin TSSOP T/R
935269304128 制造商:ST-Ericsson 功能描述:IC AUDIO CODEC W/TCH SCRN 48LQFP
935269544557 制造商:NXP Semiconductors 功能描述:SUB ONLY TDA9587-2US1-V1.3