參數(shù)資料
型號: 935264533557
廠商: NXP SEMICONDUCTORS
元件分類: 消費家電
英文描述: SPECIALTY CONSUMER CIRCUIT, PQFP100
封裝: SOT-317, MQFP-100
文件頁數(shù): 22/43頁
文件大小: 254K
代理商: 935264533557
1999 March 01
29
Philips Semiconductors
Product specication
Single chip DVB-C channel receiver
VES1820X
PDOWN
When PDOWN is set high the internal ADC is in a stand-by mode (no
consumption).
When PDOWN = 0 the ADC is active.
29. EQCONF2
1C
16
READ/WRITE
STEPTL[2 :0] STEPTL[2 :0] allow to program the step of the tap leakage algorithm that can be
used in the adaptation process. Default is 000 and means that tap leakage is not
used.
CTADAPT
CTADAPT is used only if the equalizer is inhibited. In this case, it indicates if the
center tap coefficient of the equalizer is adapted (CTADAPT=1) or not
(CTADAPT=0). It can then compensate for eventual AGC residual error.
CTPHASE
CTPHASE indicates if the imaginary part of the center tap coefficient is adapted
(CTPHASE=1,default) or not (CTPHASE=0).
SGNALGO SGNALGO selects between 2 options in the adaptation algorithm. If DFE mode is
selected then SGNALGO must be set to 1.
30. CKOFFSET
1D
16
READ
CKOFF[7 :0] CKOFF[7 :0] provides the symbol clock frequency offset (SRoffset) according to
the following formula :
If DYN=0
SRoffset = (CKOFF * 120 / 128) ppm
If DYN=1
SRoffset = (CKOFF * 240 / 128) ppm
31. PLL
1E
16
READ/WRITE
DIVSEL[2 :0] DIVSEL[2 :0] allow to set the multiplying factor of the PLL so that the system clock
(2*SACLK) is equal to XIN*(DIVSEL+1) (DIVSEL from 0 to 7). Default is
DIVSEL=000.
PDPLL
When PDPLL=1 (default) the PLL is in reset/power-down mode, else the PLL is
active.
BYPPLL
When BYPPLL=1 (default) the PLL is bypassed, else the PLL is used.
OOLCLRN When set high OOLCLRN enables Out Of Lock detection of the PLL. When set low
it clears the Out Of Lock flag (OOLN) and resets the OOL circuitry.
OOLN
Read only flag, indicating if the PLL is out of lock (OOLN=0).
32. INTSEL
20
16
READ/WRITE
SERINT
When SERINT=0, then the output interface is a parallel interface on pins DO[7:0] as
described in FIGURE 6 and FIGURE 7 page 13.
When SERINT=1, then the output interface is a serial interface on pin DO[0], as
described in FIGURE 8 page 14.
MSBFIRST If SERINT=1, MSBFIRST determines if the output bytes are serialized MSB first
(MSBFIRST=1, default) or LSB first (MSBFIRST=0).
If SERINT=0, it determines if the MSB of the output byte DO[7 :0] is DO[7]
(MSBFIRST=1, default) or DO[0] (MSBFIRST=0).
SWAP
This parameter allows to swap the output pins UNCOR and PSYNC. When SWAP
= 0 default, UNCOR is on pin 42 and PSYNC on pin 43. When SWAP = 1, UNCOR
is on pin 43 and PSYNC on pin 42.
相關PDF資料
PDF描述
935264539557 SPECIALTY CONSUMER CIRCUIT, PQFP100
935266871557 SPECIALTY CONSUMER CIRCUIT, PBGA292
935266917557 SPECIALTY CONSUMER CIRCUIT, PBGA292
935268386557 SPECIALTY CONSUMER CIRCUIT, PBGA292
935267050025 SPECIALTY CONSUMER CIRCUIT, UUC
相關代理商/技術(shù)參數(shù)
參數(shù)描述
935267356112 制造商:NXP Semiconductors 功能描述:IC TEA1507PN
935268081112 制造商:NXP Semiconductors 功能描述:SUB ONLY IC
935268721125 制造商:NXP Semiconductors 功能描述:Buffer/Line Driver 1-CH Non-Inverting 3-ST CMOS 5-Pin TSSOP T/R
935269304128 制造商:ST-Ericsson 功能描述:IC AUDIO CODEC W/TCH SCRN 48LQFP
935269544557 制造商:NXP Semiconductors 功能描述:SUB ONLY TDA9587-2US1-V1.3