
1999 March 01
31
Philips Semiconductors
Product specication
Single chip DVB-C channel receiver
VES1820X
SDEC3[7:0]
SDEC3 represents the number of saturations that occur at the output of third
decimation filter, during a period of 2048, 4096, 8192 or 16384 samples, depending
on the value programmed on parameter SSAT [1:0].
39. SATAAF
27
16
READ ONLY
SAAF[7:0]
SAAF represents the number of saturations that occur at the output of the anti-
aliasing filter, during a period of 2048, 4096, 8192 or 16384 samples, depending on
the value programmed on parameter SSAT [1:0].
40. SATTHR
30
16
READ/WRITE
STHR[7:0]
STHR is a threshold value, compared to the register SATADC. If SATADC >
STHR then an interrupt can be generated on pin IT. (See register ITSEL).
41. HALFTHR
31
16
READ/WRITE
HLFTHR[7:0]
HLFTHR is a threshold value, compared to the register HLFADC.
If HLFADC < HLFTHR then an interrupt can be generated on pin IT (See register
ITSEL).
42. ITSEL
32
H
READ/WRITE
ITEN
INTerrupt Enable. When ITEN is set to 1 then the output pin IT is configured as an
interrupt pin. The event(s) that will produce an interrupt is defined by ITSEL[6:0].
When ITEN is set to 0, the output pin IT is a control line output, which value is
determined by ITSEL[6].
ITSEL[0]
If ITSEL[0] is set to 1, then an interrupt is generated on each rising edge of frame
synchronization flag. (not synchronized ----> synchronized).
ITSEL[1]
If ITSEL[1] is set to 1, then an interrupt is generated on each falling edge of frame
synchronization flag. (synchronized ----> not synchronized).
ITSEL[2]
If ITSEL[2] is set to 1, then an interrupt is generated on each uncorrectable
packet.
ITSEL[3]
If ITSEL[3] is set to 1, then an interrupt is generated each time the VBER is
refreshed. So there will be an interrupt each 10
5, 106, 107 or 108 demodulator output
bits depending on the value programmed in parameter PVBER (register RSCONF,
index 10
16).
ITSEL[4]
If ITSEL[4] is set to 1, then an interrupt is generated each time the value of register
SATADC (index 22
16) is greater than the threshold SATTHR (index 3016).
ITSEL[5]
If ITSEL[5] is set to 1, then an interrupt is generated each time the value of register
HALFADC (index 23
16) is less than the threshold HALFTHR (index 3116).
ITSEL[6]
If ITSEL[6] is set to 1, then an interrupt is generated each time the AGC is saturated
(AGC = 0 or ACG = 255).
43. ITSTAT
33
16
READ ONLY
ITSTAT[6:0]
is the interrupt status register. Each time the microcontroller detects an interrupt on
pin IT, it can read out this register to know which event among those selected by
ITSEL[6:0] has produced the interrupt (ITSTAT(i) corresponds to ITSEL(i)). This
register is automatically cleared after each reading.
44. PWMREF
34
16
READ/WRITE
PWMR[7:0]
is the value that will be PWM encoded and output on pin FEL when parameter
FELPWM of register AGCCONF (index 02
16) is set to 1.