- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358656 > 89C61X2 (NXP Semiconductors N.V.) 80C51 8-bit Flash microcontroller family PDF資料下載
參數(shù)資料
| 型號： | 89C61X2 |
| 廠商： | NXP Semiconductors N.V. |
| 元件分類： | 8位微控制器 |
| 英文描述： | 80C51 8-bit Flash microcontroller family |
| 中文描述： | 80C51的8位閃存微控制器系列 |
| 文件頁數(shù)： | 46/56頁 |
| 文件大?。?/td> | 342K |
| 代理商： | 89C61X2 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁當(dāng)前第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
Philips Semiconductors
Product data
P89C60X2/61X2
80C51 8-bit Flash microcontroller family
64KB Flash, 512B/1024B RAM
2003 Sep 11
46
DC ELECTRICAL CHARACTERISTICS
T
amb
= 0
°
C to +70
°
C; V
CC
= 5 V
±
10%; V
SS
= 0 V (20/33 MHz max. CPU clock)
SYMBOL
PARAMETER
TEST
CONDITIONS
LIMITS
UNIT
MIN
–0.5
0.2 V
CC
+0.9
0.7 V
CC
–
–
V
CC
– 0.7
V
CC
– 0.7
TYP
1
MAX
0.2 V
CC
–0.1
V
CC
+0.5
V
CC
+0.5
0.4
0.45
–
–
V
IL
V
V
IH1
V
OL
V
OL1
V
OH
V
OH1
Input low voltage
11
Input high voltage (ports 0, 1, 2, 3, EA)
Input high voltage, XTAL1, RST
11
Output low voltage, ports 1, 2, 3
8
Output low voltage, port 0, ALE, PSEN
7, 8
Output high voltage, ports 1, 2, 3
3
Output high voltage (port 0 in external bus
mode), ALE
9
, PSEN
3
Logical 0 input current, ports 1, 2, 3
Logical 1-to-0 transition current, ports 1, 2, 3
6
Input leakage current, port 0
Power supply current (see Figure 38):
Active mode (see Note 5)
Idle mode (see Note 5)
Power-down mode or clock stopped
(see Figure 42 for conditions)
Programming and erase mode
Internal reset pull-down resistor
Pin capacitance
10
(except EA)
4.5 V < V
CC
< 5.5 V
–
–
V
CC
= 4.5 V; I
OL
= 1.6 mA
2
V
CC
= 4.5 V; I
OL
= 3.2 mA
2
V
CC
= 4.5 V; I
OH
= –30 A
V
CC
= 4.5 V; I
OH
= –3.2 mA
V
V
V
V
V
V
V
I
IL
I
TL
I
LI
I
CC
V
IN
= 0.4 V
V
IN
= 2.0 V; See note 4
0.45 < V
IN
< V
CC
– 0.3
See note 5
–1
–
–
–75
–650
±
10
A
A
A
T
amb
= 0
°
C to 70
°
C
<30
100
A
f
OSC
= 20MHz
–
–
60
mA
k
pF
R
RST
C
IO
40
–
225
15
NOTES:
1. Typical ratings are not guaranteed. The values listed are at room temperature, 5 V.
2. Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the V
OL
s of ALE and ports 1 and 3. The noise is due
to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the
worst cases (capacitive loading > 100 pF), the noise pulse on the ALE pin may exceed 0.8 V. In such cases, it may be desirable to qualify
ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. I
OL
can exceed these conditions provided that no
single output sinks more than 5 mA and no more than two outputs exceed the test conditions.
3. Capacitive loading on ports 0 and 2 may cause the V
OH
on ALE and PSEN to momentarily fall below the V
CC
–0.7 specification when the
address bits are stabilizing.
4. Pins of ports 1, 2 and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its
maximum value when V
IN
is approximately 2 V.
5. See Figures 39 through 42 for I
CC
test conditions and Figure 38 for I
CC
vs. Frequency.
12-clock mode characteristics:
Active mode:
I
CC
(MAX) = (8.5 + 0.62
FREQ. [MHz])mA
Idle mode:
I
CC
(MAX) = (3.5 + 0.18
FREQ. [MHz])mA
6. This value applies to T
amb
= 0
°
C to +70
°
C.
7. Load capacitance for port 0, ALE, and PSEN = 100 pF, load capacitance for all other outputs = 80 pF.
8. Under steady state (non-transient) conditions, I
OL
must be externally limited as follows:
Maximum I
OL
per port pin:
15 mA
Maximum I
OL
per 8-bit port:
26 mA
Maximum total I
OL
for all outputs:
71 mA
If I
OL
exceeds the test condition, V
OL
may exceed the related specification. Pins are not guaranteed to sink current greater than the listed
test conditions.
9. ALE is tested to V
, except when ALE is off then V
is the voltage specification.
10.Pin capacitance is characterized but not tested. Pin capacitance is less than 25 pF. Pin capacitance of ceramic package is less than 15 pF
(except EA is 25 pF).
11. To improve noise rejection a nominal 100 ns glitch rejection circuitry has been added to the RST pin, and a nominal 15 ns glitch rejection
circuitry has been added to the INT0 and INT1 pins. Previous devices provided only an inherent 5 ns of glitch rejection.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 8AGP1 | Fast Blow Fuse Series |
| 8T34HA | Thyristor Product Catalog |
| 90-030A | Industrial Control IC |
| 90-030G | Industrial Control IC |
| 90-030S | Industrial Control IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 89C664HFA | 制造商: 功能描述: 制造商:undefined 功能描述: |
| 89-CBSAP-2.5X3.5X0.8 | 功能描述:89-CBSAP-2.5X3.5X0.8--89S14--CIR 制造商:leader tech inc. 系列:* 零件狀態(tài):在售 類型:屏蔽，分體式 高度 - 總:0.800"（20.32mm） 長度 - 總:3.500"（88.90mm） 寬度 - 總:2.500"（63.50mm） 通風(fēng):通風(fēng)孔，按樣式排列 安裝類型:通孔 標(biāo)準(zhǔn)包裝:5 |
| 89-CBSFND-2.25X3.75X0.80 | 功能描述:89-CBSFND-2.25X3.75X0.80--89S35- 制造商:leader tech inc. 系列:* 零件狀態(tài):在售 類型:屏蔽，分體式 高度 - 總:0.800"（20.32mm） 長度 - 總:3.750"（95.25mm） 寬度 - 總:2.250"（57.15mm） 通風(fēng):通風(fēng)孔，按樣式排列 安裝類型:通孔 標(biāo)準(zhǔn)包裝:20 |
| 89-CBSFNSV-2.0X7.0X0.8 | 功能描述:89-CBSFNSV-2.0X7.0X0.8--89S36--C 制造商:leader tech inc. 系列:* 零件狀態(tài):在售 類型:屏蔽，分體式 高度 - 總:0.800"（20.32mm） 長度 - 總:7.000"（177.80mm） 寬度 - 總:2.000"（50.80mm） 通風(fēng):通風(fēng)孔，按樣式排列 安裝類型:通孔 標(biāo)準(zhǔn)包裝:20 |
| 89-CBSU-24" | 功能描述:89-CBSU-24"--89S01--FLAT FENCE S 制造商:leader tech inc. 系列:* 零件狀態(tài):在售 類型:屏蔽，分體式 長度 - 總:- 通風(fēng):通風(fēng)孔，按樣式排列 安裝類型:通孔 標(biāo)準(zhǔn)包裝:5 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。