- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄223059 > 8400110EKILF (INTEGRATED DEVICE TECHNOLOGY INC) OTHER CLOCK GENERATOR, QCC32 PDF資料下載
參數(shù)資料
| 型號： | 8400110EKILF |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | XO, clock |
| 英文描述： | OTHER CLOCK GENERATOR, QCC32 |
| 封裝： | 5 X 5 MM, 0.925 MM HEIGHT, ROHS COMPLIANT, MO-220VHHD-2, VFQFN-32 |
| 文件頁數(shù)： | 14/14頁 |
| 文件大?。?/td> | 699K |
| 代理商： | 8400110EKILF |
ICS8400110I Data Sheet
LOW JITTER, TELCOM RATE-CONVERSION PLL
ICS8400110EKI REVISION A NOVEMBER 9, 2009
9
2009 Integrated Device Technology, Inc.
VFQFN EPAD Thermal Release Path
In order to maximize both the removal of heat from the package and
the electrical performance, a land pattern must be incorporated on
the Printed Circuit Board (PCB) within the footprint of the package
corresponding to the exposed metal pad or exposed heat slug on the
package, as shown in Figure 4. The solderable area on the PCB, as
defined by the solder mask, should be at least the same size/shape
as the exposed pad/slug area on the package to maximize the
thermal/electrical performance. Sufficient clearance should be
designed on the PCB between the outer edges of the land pattern
and the inner edges of pad pattern for the leads to avoid any shorts.
While the land pattern on the PCB provides a means of heat transfer
and electrical grounding from the package to the board through a
solder joint, thermal vias are necessary to effectively conduct from
the surface of the PCB to the ground plane(s). The land pattern must
be connected to ground through these vias. The vias act as “heat
pipes”. The number of vias (i.e. “heat pipes”) are application specific
and dependent upon the package power dissipation as well as
electrical conductivity requirements. Thus, thermal and electrical
analysis and/or testing are recommended to determine the minimum
number needed. Maximum thermal and electrical performance is
achieved when an array of vias is incorporated in the land pattern. It
is recommended to use as many vias connected to ground as
possible. It is also recommended that the via diameter should be 12
to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is
desirable to avoid any solder wicking inside the via during the
soldering process which may result in voids in solder between the
exposed pad/slug and the thermal land. Precautions should be taken
to eliminate any solder voids between the exposed heat slug and the
land pattern. Note: These recommendations are to be used as a
guideline only. For further information, please refer to the Application
Note on the Surface Mount Assembly of Amkor’s Thermally/
Electrically Enhance Leadframe Base Package, Amkor Technology.
Figure 4. P.C. Assembly for Exposed Pad Thermal Release Path – Side View (drawing not to scale)
SOLDER
PIN
EXPOSED HEAT SLUG
PIN PAD
GROUND PLANE
LAND PATTERN
(GROUND PAD)
THERMAL VIA
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 84013036 | INTERCONNECTION DEVICE |
| 8403612LX | 2K X 8 STANDARD SRAM, 70 ns, CDIP24 |
| 841 | FEMALE, D SUBMINIATURE CONNECTOR, IDC, RECEPTACLE |
| 842-864-0499-001 | 4 CONTACT(S), MALE, POWER CONNECTOR, SURFACE MOUNT, PLUG |
| 843002AKI-40LF | 175 MHz, OTHER CLOCK GENERATOR, QCC32 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 840011AG | 制造商:Integrated Device Technology Inc 功能描述:840011AG - Rail/Tube |
| 840011AGI | 制造商:Integrated Device Technology Inc 功能描述:840011AGI - Rail/Tube |
| 840011AGIT | 制造商:Integrated Device Technology Inc 功能描述:PLL CLOCK GEN SGL 8TSSOP - Tape and Reel |
| 840011AGLN | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56 |
| 840011AGLNT | 制造商:Integrated Device Technology Inc 功能描述:PLL Clock Generator Single 8-Pin TSSOP T/R 制造商:Integrated Device Technology Inc 功能描述:8 TSSOP (LEAD-FREE) - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。