
SCATsx Memory Bank Utilization
The following tables summarize the exact address ranges and interleaving sequences
for each supported memory configuration. It is assumed that shadow RAM is enabled,
internal EMS is disabled, and the top of RAM (ICR 4E) is set to the entire on-board
memory.
Table 5-5.
Memory Configuration Address Ranges and Interleaving Sequences
Physical Configuration
Address Ranges
Map Mode
Banks
Page Interleave Size
00 = no on-board DRAM
None
----
----
----
01 = 2x256KB
000000-07FFFFH
256KW/P
0
----
02 = 4x256KB (1M/0)
000000-0FFFFFH
256KW/2WI
0, 1
400H
03 = 4x256KB (640/384)
000000-09FFFFH
256KW/2WI
0, 1
400H
03 = 4x256KB (640/384)
100000-15FFFFH
256KW/2WI
0, 1
400H
04 = 6x256KB
000000-0FFFFFH
256KW/2WI
0, 1
400H
04 = 6x256KB
100000-17FFFFH
256KW/P
2
----
05 = 8x256KB
000000-1FFFFFH
256KW/4WI
0-3
400H
06 = 4x256KB, 2x1MB
000000-0FFFFFH
256KW/2WI
0, 1
400H
06 = 4x256KB, 2x1MB
100000-2FFFFFH
1MW/P
2
----
07 = 4x256KB, 4x1MB
000000-0FFFFFH
256KW/2WI
0, 1
400H
07 = 4x256KB, 4x1MB
100000-4FFFFFH
1MW/2WI
2, 3
800H
08 = 2x256KB, 2x1MB
000000-1FFFFFH
1MW/P
1
----
08 = 2x256KB, 2x1MB
200000-27FFFFH
256KW/P
0
----
09 = 2x256KB, 4x1MB
000000-3FFFFFH
1MW/2WI
1, 2
800H
09 = 2x256KB, 4x1MB
400000-47FFFFH
256KW/P
0
----
0A = 2x256KB, 6x1MB
000000-3FFFFFH
1MW/2WI
1, 2
800H
0A = 2x256KB, 6x1MB
400000-5FFFFFH
1MW/P
3
----
0A = 2x256KB, 6x1MB
600000-67FFFFH
256KW/P
0
----
0B = 2x1MB
000000-1FFFFFH
1MW/P
0
----
0C = 4x1MB
000000-3FFFFFH
1MW/2WI
0, 1
800H
0D = 6x1MB
000000-3FFFFFH
1MW/2WI
0, 1
800H
0D = 6x1MB
400000-5FFFFFH
1MW/P
2
----
0E = 8x1MB
000000-7FFFFFH
1MW/4WI
0-3
800H
I
DRAM Interface
System Interface
5-10
Revision 3.0
P R E L I M I N A R Y
Chips and Technologies, Inc.